|
|
|
Chipcon
|
Part No. |
ADS1234IPW
|
OCR Text |
...se-free bits 1 420nv 1.79v 23.5 21.4 2 270nv 900nv 23.1 21.4 64 19nv 125nv 22.0 19.2 128 17nv 110nv 21.1 18.4 (1) peak-to-peak noise data ar...8v 22.6 20 2 325nv 1.8v 22.1 19.7 64 20nv 130nv 21.2 18.5 128 18nv 115nv 20.3 17.6 (1) peak-to-peak ... |
Description |
4-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28 GREEN, PLASTIC, TSSOP-28
|
File Size |
690.32K /
36 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1568KV18-550BZXC
|
OCR Text |
...v18) write reg write reg clk a (21:0) gen. k k control logic address register read add. decode read data reg. r/w output logic reg. reg. reg...8v i/o logic levels. disabling the jtag feature it is possible to operate the sram without using the... |
Description |
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 DDR SRAM, 0.45 ns, PBGA165
|
File Size |
601.94K /
29 Page |
View
it Online |
Download Datasheet |
|
|
|
CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY7C1522KV18-250BZI CY7C1529KV18-300BZXI CY7C1529KV18-167BZXC
|
OCR Text |
...7c1529kv18) 4m x 8 array clk a (21:0) gen. k k control logic address register d [7:0] read add. decode read data reg. ld q [7:0] reg. reg. r...8v io logic levels. disabling the jtag feature it is possible to operate t he sram without using the... |
Description |
8M X 8 DDR SRAM, 0.45 ns, PBGA165 8M X 9 DDR SRAM, 0.45 ns, PBGA165 8M X 9 DDR SRAM, 0.5 ns, PBGA165
|
File Size |
591.02K /
32 Page |
View
it Online |
Download Datasheet |
|
|
|
TIANMA
|
Part No. |
TM12864LBCW6
|
OCR Text |
...co., ltd ver. 1.0
1/21 ver. 1.0 revision record date ref. page revision no. revision ite...8v dd - v dd +0.3 v input signal v o ltage l o w v i l v dd =5.0 0 - 0 . 2 v dd v ... |
Description |
LCD_Module
|
File Size |
271.85K /
22 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|