|
|
![](images/bg04.gif) |
Applied Micro Circuits, Corp.
|
Part No. |
CS19227PBI-2
|
OCR Text |
... groomed through a traditional sts-based sonet/sdh switch that perhaps exists within an otn cloud. either of the previously described flow control methods can be employed in this mapping mode. a fifth manner of 10ge-lan mapping is supp... |
Description |
10GE & OC192/48/12/3 DW/FEC/PM and AsyncMap Device with Strong FEC 万兆以太
|
File Size |
292.89K /
5 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ALSC
|
Part No. |
AS95L2100
|
OCR Text |
...t MAC per line-side port SONET (STS) / SDH (STM) protocol per line-side port Frame delineation Ring protocols
* 1 ring = 2 ringlets
AS95...192 POS/HDLC, GFP and Ethernet / PacketPHY IEEE 802.17 draft 2.x Cisco SRP v2 Others
5Gbps 1 SPI4... |
Description |
Resilient Packet Ring Controllers?
|
File Size |
146.99K /
4 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
INFINEON[Infineon Technologies AG]
|
Part No. |
SLE66CLX640P-C SLE66CLX640P SLE66CLX640P-M84
|
OCR Text |
...y certified Self Test Software (STS) Certified EEPROM programming routines (RMS_E) True Random Number Generator with Firmware test function ...192 bit Elliptic Curves GF(2n) EC-DSA Signature Verify 192 bit
Table 3 Type
Ordering Informati... |
Description |
Security & Chip Card ICs 安全 Security & Chip Card ICs
|
File Size |
174.83K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
![ORLI10G-2BM680I ORLI10G-3BMN680C ORLI10G-1BM680I ORLI10G-1BMN680C ORLI10G-1BMN680I ORLI10G-2BMN680C ORLI10G-2BM680C ORLI](Maker_logo/lattice_semiconductor.GIF)
Lattice Semiconductor, Corp. Lattice Semiconductor Corporation http://
|
Part No. |
ORLI10G-2BM680I ORLI10G-3BMN680C ORLI10G-1BM680I ORLI10G-1BMN680C ORLI10G-1BMN680I ORLI10G-2BMN680C ORLI10G-2BM680C ORLI10G-1BM680C ORLI10G-2BMN680I ORLI10G-3BM680C
|
OCR Text |
...the ORLI10G can divide down the sts-192/STM-64 SONET/SDH data line rate of 622 MHz by 4 to synchronize with a 155 MHz system clock, or the 12.5 Gbits/s Super-FEC data line rate of 781 MHz can be divided by 8 MHz to 98 MHz system clock or by... |
Description |
FPGA, PBGA680 LEAD FREE, PLASTIC, FPBGA-680 FPGA, PBGA680 PLASTIC, FPBGA-680 FPGA, 1296 CLBS, 380000 GATES, PBGA680 PLASTIC, MULTILAYER, BGA-680 Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC
|
File Size |
440.07K /
80 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Zarlink Semiconductor, Inc.
|
Part No. |
ZL50111GAG2
|
OCR Text |
...cations. this reduces system co sts and simplifies the design. for applications that do require more memory (e.g., high stream count or hi g...192 mbps dual 100 mbps mii or dual redundant 1000 mbps gmii/tbi note 1 zl50110 8 t1, 8 e1 or 2 j2 s... |
Description |
128, 256 and 1024 Channel CESoP Processors SPECIALTY TELECOM CIRCUIT, PBGA552
|
File Size |
842.71K /
113 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ZARLINK[Zarlink Semiconductor Inc]
|
Part No. |
MT9046AN MT9046
|
OCR Text |
..., C2, C4, C6, C8, C16, and C19 (STS-3/OC3 clock divided by 8) output clock signals Provides 5 styles of 8 KHz framing pulses Holdover freque...192 Mb/s (CMOS Output). This is an 8 kHz 61 ns active low framing pulse, which marks the beginning o... |
Description |
T1/E1 System Synchronizer with Holdover
|
File Size |
300.45K /
34 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|