|
|
 |
Xilinx
|
Part No. |
XC3SD1800A
|
OCR Text |
... dsp fpgas user guide - dsp48a slice design considerations - dsp48a architecture highlights 18 x 18-bit multipliers 48-bit accumulator 18-bit pre-adder - dsp48a application examples ? ug332 : spartan-3 generation configuration user gui... |
Description |
(XC3SD1800A / XC3SD3400A) Spatran-3A DSP FPGA Family
|
File Size |
1,466.82K /
98 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Analog Devices, Inc.
|
Part No. |
ADN2811ACP-CML ADN2811
|
OCR Text |
...ensitivity: 4 mv typ adjustable slice level: 100 mv 1.9 ghz minimum bandwidth patented clock recovery architecture loss of signal detect range: 3 mv to 15 mv single reference clock frequency for both native sonet and 15/14 (7%) wrapper ra... |
Description |
Dual Rate Limiting Amplifier and Clock and Data Recovery IC OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
|
File Size |
344.34K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Sanyo Electric Co.,Ltd.
|
Part No. |
LC7454A LC7454M
|
OCR Text |
... mod1 vcor cvin mod0 vdd1 slice 1 2 3 4 5 6 7 8 9 18 17 16 15 14 13 12 11 10 vss1 test ln26 o/ e /cfout hs /cfin data sckin ce ioc nc cp vss2 vdd2 mod1 vcor cvin mod0 vdd1 slice nc 1 2 3 4 5... |
Description |
CMOS Data slicer(CMOS 数据切波
|
File Size |
698.13K /
16 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|