| |
|
 |
|
| Part No. |
K7A403600M-TC11
|
| OCR Text |
...tion of oe , lbo and zz) are sampled on rising clock edges. the start and duration of the burst access is controlled by adsc , adsp and adv and chip select pins. the accesses are enabled with the chip select signals and output enab... |
| Description |
128K X 36 CACHE SRAM, 4 ns, PQFP100
|
| File Size |
406.29K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
ICS9LPRS501
|
| OCR Text |
...tme) latched input. this pin is sampled on power-up as follows 0 = overclocking of cpu and src allowed 1 = overclocking of cpu and src not allowed after being sampled o... |
| Description |
64-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR INTEGRATED SERIES RESISTOR
|
| File Size |
272.76K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
ICS9LPRS502
|
| OCR Text |
...tme) latched input. this pin is sampled on power- up as follows 0 = overclocking of cpu and src allowed 1 = overclocking of cpu and src not allowed after being sampled o... |
| Description |
56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR INTEGRATED SERIES RESISTOR
|
| File Size |
318.35K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Nanya
|
| Part No. |
NT5SV64M4AT
|
| OCR Text |
...ut. all of the sdram inputs are sampled on the rising edge of the clock. cke, cke0, cke1 input active high activates the ck signal when high and deactivates the ck signal when low. by deactivating the clock, cke low initiates the power do... |
| Description |
(NT5SVxxMxxAT) Synchronous DRAM
|
| File Size |
858.51K /
65 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
MT4LSDT232UDG-8XX
|
| OCR Text |
...ck. all sdram input signals are sampled on the positive edge sdram input signals are sampled on the positive edge of ck. ck also increments the internal burst counter and controls the output registers. 27, 77 cke0, cke1 input clock enabl... |
| Description |
2M X 32 SYNCHRONOUS DRAM MODULE, 6 ns, DMA100
|
| File Size |
342.55K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
MT4LSDT232UDG-10C1
|
| OCR Text |
...ck. all sdram input signals are sampled on the positive edge of ck. ck also increments the internal burst counter and controls the output registers. pin 75 is a no connect on the 4mb version. 27, 77 cke0-cke1 input clock enable: cke0 and ck... |
| Description |
2M X 32 SYNCHRONOUS DRAM MODULE, 7.5 ns, DMA100
|
| File Size |
320.86K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS43DR16160A-37CBL
|
| OCR Text |
... and control input signals are sampled on the crossing of the positive edge of ck and negative edge of ck. output (read) data is referenced to the crossings of ck and ck (both directions of crossing). cke input clock enable: c... |
| Description |
16M X 16 DDR DRAM, 0.5 ns, PBGA84
|
| File Size |
1,004.91K /
48 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
