|
|
 |
GSI
|
Part No. |
GS88118B GS88132B GS88136B
|
OCR Text |
... 3.8 6.7 ns ns curr (x18) curr (x32/x36) 250 290 230 265 200 230 170 195 140 160 ma ma flow through 2-1-1-1 t kq tcycle 4.5 4.5 5.0 5.0 5.5 5.5 6.5 6.5 7.5 7.5 ns ns curr (x18) curr (x32/x36) 200 230 185 210 160 185 140 160 128 145 ma ma
... |
Description |
(GS88118B - GS88136B) Sync Burst SRAMs
|
File Size |
809.84K /
39 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED SILICON SOLUTION INC
|
Part No. |
PD10018-166TQI
|
OCR Text |
... 32, 36, or 18 32, 36, or 18 a (x32/x36) (x32/x36/x18) (x32/x36) (x32/x36/x18)
integrated silicon solution, inc. ? 1-800-379-4774 3 advance information rev. 00b 09/25/01 is61vpd51232 is61vpd51236 is61vpd10018 issi ? pin configuration ... |
Description |
1M X 18 CACHE SRAM, 3.5 ns, PQFP100
|
File Size |
170.53K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED SILICON SOLUTION INC
|
Part No. |
IS42SM32800D-75BL IS42SM32800D-75BLI
|
OCR Text |
...p ii (54), bga (54) [x16 only] x32 C tsop ii (86), bga (90) temperature range: ? commercial (0c to +70c) industrial (C40 oc to 85 oc) parameter 32m x 8 16m x 16 8m x 32 confguration 8m x 8 x 4 banks 4m x 16 x 4 banks 2m x 32 x 4 ban... |
Description |
8M X 32 SYNCHRONOUS DRAM, 5.4 ns, PBGA90
|
File Size |
426.60K /
25 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Micron Technology, Inc.
|
Part No. |
MT58L128L18D
|
OCR Text |
...w capacitive bus loading ? x18, x32, and x36 options available options marking* ? timing (access/cycle/mhz) 3.5ns/6ns/166 mhz -6 4.0ns/7.5ns/133 mhz -7.5 5ns/10ns/100 mhz -10 ? configurations 128k x 18 mt58l128l18d 64k x 32 mt58l64l32d 64k ... |
Description |
128K x 18,3.3V I/O, Pipelined, Double-Cycle Deselect锛?yncBurst SRAM(2Mb锛?.3V杈??/杈??锛??姘寸嚎寮????惊???娑???╋??????????RAM)
|
File Size |
426.16K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED SILICON SOLUTION INC
|
Part No. |
IS42S16800A-7TI-TR
|
OCR Text |
...ions 86 pin tsop - type ii for x32 pin descriptions a0-a11 row address input a0-a7 column address input ba0, ba1 bank select address i/o0 to i/o31 data i/o clk system clock input cke clock enable cs chip select ras row address strobe comma... |
Description |
8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
|
File Size |
589.84K /
61 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|