| |
|
 |
Xilinx Inc
|
| Part No. |
XC5202-3PC84C
|
| OCR Text |
...d three outputs to each LC. The independence of the inputs and outputs allows the software to maximize the resource utilization within each LC. Each Logic Cell also contains a direct feedthrough path that does not sacrifice the use of eithe... |
| Description |
FPGA,64-CELL,CMOS,LDCC,84PIN,PLASTIC
|
| File Size |
516.09K /
73 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress
|
| Part No. |
CY3120J CY3120 3120
|
| OCR Text |
... tools provides complete vendor independence as well. Designers can begin their project using Warp2 for Cypress CPLDs and convert to high volume gate arrays using the same VHDL behavioral description with industry-standard synthesis tools. ... |
| Description |
Warp2VHDL Compiler for CPLDs
From old datasheet system
|
| File Size |
121.82K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72T36105 IDT72T36115
|
| OCR Text |
...ry from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word... |
| Description |
2.5 VOLT HIGH-SPEED TeraSync? FIFO 36-BIT CONFIGURATIONS
|
| File Size |
530.30K /
57 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72V36100 72V3690
|
| OCR Text |
...ry from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word... |
| Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO
From old datasheet system
|
| File Size |
562.55K /
36 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72T72115 IDT72T7295 IDT72T72105
|
| OCR Text |
...ry from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word... |
| Description |
2.5 VOLT HIGH-SPEED TeraSync? FIFO 72-BIT CONFIGURATIONS
|
| File Size |
517.07K /
53 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT77V1264L200
|
| OCR Text |
...egisters to provide significant independence between the four ports. Access to these status and control registers is through the utility bus. This is an 8-bit muxed address and data bus, controlled by a conventional asynchronous read/write ... |
| Description |
Quad Port PHY
|
| File Size |
555.47K /
49 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY3112J 3110
|
| OCR Text |
... tools provides complete vendor independence as well. Designers can begin their project using Warp2 for Cypress CPLDs and convert to high volume gate arrays using the same Verilog behavioral description with industry-standard synthesis tool... |
| Description |
Warp2 Verilog Development System for CPLDs DESIGN ENTRY COMPILATION VERFICA TION
From old datasheet system
|
| File Size |
94.00K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72V3680 IDT72V3670 IDT72V3690
|
| OCR Text |
...ry from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word... |
| Description |
3.3V HIGH-DENSITY SUPERSYNC? II 36-BIT FIFO
|
| File Size |
442.24K /
46 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
