|
|
 |
Galvantech
|
Part No. |
GVT7132B36 7132B36S
|
OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ... |
Description |
32K X 36 SYNCHRONOUS BURST SRAM From old datasheet system
|
File Size |
151.13K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Galvantech
|
Part No. |
GVT7132D32 7132D32S
|
OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include addresses, data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ADSP#, a... |
Description |
32K X 32 SYNCHRONOUS BURST SRAM From old datasheet system
|
File Size |
93.61K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Galvantech
|
Part No. |
GVT7164B18 7164B18S
|
OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ... |
Description |
64K X 18 SYNCHRONOUS BURST SRAM From old datasheet system
|
File Size |
141.29K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Galvantech
|
Part No. |
GVT7164B19 7164B19S
|
OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, chip enable (CE#), burst control inputs (ADSC#, ADSP#, and ADV#), and write enables (WEL# and WEH#). Asynchronou... |
Description |
64K X 18 SYNCHRONOUS BURST SRAM From old datasheet system
|
File Size |
131.13K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Galvantech
|
Part No. |
GVT7164B36 7164B36S
|
OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ... |
Description |
64K X 36 SYNCHRONOUS BURST SRAM From old datasheet system
|
File Size |
145.33K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Galvantech
|
Part No. |
GVT7164C18 7164C18S
|
OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ... |
Description |
64K X 18 SYNCHRONOUS BURST SRAM From old datasheet system
|
File Size |
144.72K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Galvantech
|
Part No. |
GVT7164D18 7164D18S
|
OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ... |
Description |
64K X 18 SYNCHRONOUS BURST SRAM From old datasheet system
|
File Size |
144.54K /
13 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|