| |
|
 |
NXP Semiconductors N.V.
|
| Part No. |
PCK111BD-S
|
| OCR Text |
differential ecl/pecl/hstl clock driver product data supersedes data of 2003 dec 03 2004 apr 23 integrated circuits
philips semiconductor...to-part skew typical ? 20 ps output-to-output skew typical ? differential design ? v bb output ? lo... |
| Description |
|
| File Size |
80.93K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Sony
|
| Part No. |
CXK77B1840AGB CXK77B3640AGB
|
| OCR Text |
...tions * Byte Write capability * Differential input clocks (K/K, C/C) * Asynchronous output enable (G) * Dedicated output supply voltage (VDD...to Hi-Z. Asynchronous Sleep Mode Input - Asserted (high) forces the SRAM into low-power mode. Read O... |
| Description |
4Mb Late Write HSTL High Speed Synchronous SRAMs (128K x 36 or 256K x 18 Organization)
From old datasheet system
|
| File Size |
283.45K /
33 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sony
|
| Part No. |
CXK77B1840GB
|
| OCR Text |
...L / extended HSTL compatible. * Differential clock input (K/K, C/C). * All inputs (except asynchronous G and ZZ) and outputs are registered ...to eliminate one dead cycle from Read-to-Write transitions. * Self-timed write cycles. * Sleep (powe... |
| Description |
4Mb Late Write HSTL High Speed Synchronous SRAM (256K x 18 Organization)
From old datasheet system
|
| File Size |
255.50K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT5T2110
|
| OCR Text |
DIFFERENTIAL CLOCK DRIVER TERACLOCK
INDUSTRIAL TEMPERATURE RANGE
2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCKTM
FEATURES:
...to 250MHz Output frequency: 12.5MHz to 250MHz 1.8V / 2.5V LVTTL: up to 250MHz HSTL / eHSTL: up to 25... |
| Description |
2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK?
|
| File Size |
158.89K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX9321AEKA
|
| OCR Text |
...ck and data distribu- tion. the differential input can be adapted to accept a single-ended input by connecting the on-chip v bb sup- ply to an input as a reference voltage.the max9321/max9321a feature ultra-low propagation delay (172ps) and... |
| Description |
Differential LVPECL/LVECL/HSTL Receiver/Drivers
|
| File Size |
131.25K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MC100ES6111 MC100ES611 MC100ES6111D
|
| OCR Text |
Differential ECL/PECL/HSTL Fanout Buffer
The Motorola MC100ES6111 is a bipolar monolithic differential clock fanout buffer. Designed for mo...to all outputs SiGe:C technology supports near-zero output skew Supports DC to 2.7 GHz operation of ... |
| Description |
Low Voltage 2.5/3.3V Dlfferentlal ECL/PECL/HSTL Fanout Buffer
LOW VOLTAGE 2.5/3.3V DIFFIERENTIAL ECL / PECL/ HSTL FANOUT BUFFER
|
| File Size |
123.97K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MC100ES6221
|
| OCR Text |
Differential ECL/PECL/HSTL Clock Fanout Buffer
The Motorola MC100ES6221 is a bipolar monolithic differential clock fanout buffer. Designed ...to 2 GHz operation of clock or data signals ECL/PECL compatible differential clock outputs ECL/PECL/... |
| Description |
Low Voltage 1:20 Dlfferentlal ECL/PECL HSTL Clock Fanout Buffer
|
| File Size |
111.77K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MC100ES8111
|
| OCR Text |
...Information
Low Voltage 1:10 Differential HSTL Clock Fanout Buffer
The Motorola MC100ES8111 is a bipolar monolithic differential clock f...to 400 MHz operation1 of clock or data signals 1.5V HSTL compatible differential clock outputs PECL ... |
| Description |
Preliminary Information LOW Voltage 1:10 Dlfferentlal HSTL Clock Fanout Buffer
|
| File Size |
129.93K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
