|
|
 |
Austin Semiconductor, Inc
|
Part No. |
AS8FLC2M32BP-70/IT
|
OCR Text |
...anteed ? sector architecture: ? one 16k byte, two 8k byte, one 32k byte and thirty-one 64kbyte sectors (byte mode) ? any combination of sect...cell for proper cell margins. the unlock bypass mode facilitates faster programming times by requir... |
Description |
2M X 32 FLASH 3V PROM, 70 ns, CPGA66 HIP-66
|
File Size |
289.18K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Spansion, Inc.
|
Part No. |
MBM29PL160BD-90PFTN MBM29PL160BD-75PFTR
|
OCR Text |
... the bytes/words are programmed one byte/word at a time using the eprom programming mechanism of hot electron injection.
retired product ...cell matrix y-gating chip enable output enable logic data latch input/output buffers stb stb a -1 by... |
Description |
1M X 16 FLASH 3V PROM, 90 ns, PDSO48 PLASTIC, TSOP1-48 1M X 16 FLASH 3V PROM, 75 ns, PDSO48 PLASTIC, REVERSE, TSOP1-48
|
File Size |
454.20K /
56 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Spansion, Inc.
|
Part No. |
MBM29PL160BD-90PFTR
|
OCR Text |
...ion ? sector erase architecture one 8k word, two 4k words, one 112k word, and seven 128k words sectors in word mode one 16k byte, two 8k b...cell margins. typically, each sector can be programmed and verified in about 2.0 seconds. erase is ... |
Description |
1M X 16 FLASH 3V PROM, 90 ns, PDSO48 PLASTIC, REVERSE, TSOP1-48
|
File Size |
375.02K /
51 Page |
View
it Online |
Download Datasheet
|
|
|
 |
QuickLogic, Corp.
|
Part No. |
QL1P100-6PU86M QL1P100-6PU86I QL1P100-6PU86C
|
OCR Text |
...ting multiple i/o standards in one device ? bank programmable i/o standards: lvttl, lvcmos, lvcmos18, pci, sstl2, sstl3 and ssdl18 advanc...cell structure presented in figure 2 is a single register, multiplexer-based logic cell. it is d... |
Description |
FPGA, 640 CLBS, 100000 GATES, PBGA86 6 X 6 MM, 1.20 MMHEIGHT, 0.50 MM PITCH, TFBGA-86
|
File Size |
1,046.93K /
44 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Golledge Electronics, Ltd.
|
Part No. |
QL1P1000-6PS324C
|
OCR Text |
...p to 244 i/os available ? up to one million system gates ? nonvolatile, instant-on ? ieee 1149.1 boundary scan testing compliant embedded du...cell structure presented in figure 2 is a single register, multiplexer-based logic cell. it is d... |
Description |
FPGA, 7680 CLBS, 1000000 GATES, 200 MHz, PBGA324 19 X 19 MM, 1.38 MM HEIGHT, 1 MM PITCH, LBGA-324
|
File Size |
1,127.91K /
60 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|