| |
|
 |
Atmel corp
|
| Part No. |
AT43301NBSP AT43301
|
| OCR Text |
...he selected device and the host managing connectivity setup and tear-down Handling bus fault detection and recovery Detecting connect/disconnect on each port Hub enumeration Providing configuration information to the Host Providing status o... |
| Description |
Low Cost USB HUB Controller
BUS CONTROLLER,CMOS,SOP,24PIN
|
| File Size |
202.07K /
28 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Atmel corp
|
| Part No. |
AT43312ANBSP
|
| OCR Text |
...he selected device and the Host managing connectivity setup and tear-down Handling bus fault detection and recovery Detecting connect/disconnect on each port Hub enumeration Providing configuration information to the Host Providing status o... |
| Description |
Full Featured USB HUB Controller
|
| File Size |
206.92K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intersil
|
| Part No. |
ISL6557 FN9059
|
| OCR Text |
...ner the ultimate flexibility in managing the balance between high-speed response and good thermal management. New features on the ISL6557 include Dynamic-VIDTM technology allowing seamless on-the-fly VID changes with no need for any additio... |
| Description |
Multi-Phase PWM Controller for Core-Voltage Regulation
From old datasheet system
|
| File Size |
696.66K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
IDT72V70800 IDT72V70800TF IDT72V70800PF
|
| OCR Text |
...t delay control is provided for managing large multi-chip switches that transport both voice channel and concatenated data channels. In addition, input streams can be individually calibrated for input frame offset.
FUNCTIONAL BLOCK DIAGR... |
| Description |
512 x 512 Time Slot Interchange Digital Switch, 3.3V
TSI-TDM Switches
3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 512 x 512
|
| File Size |
143.64K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT79R3052E IDT79R3052 IDT79R3051E IDT79R3051
|
| OCR Text |
...nerator unit is responsible for managing the interaction of the CPU core, caches, and bus interface. The clock generator unit replaces the external delay line required in IDT79R3000A and IDT79R3001 based applications. Instruction Cache The ... |
| Description |
RISControllers?
|
| File Size |
333.66K /
26 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
