| |
|
 |
IDT
|
| Part No. |
IDT72T40108 IDT72T4088IDT72T4098 IDT72T4098
|
| OCR Text |
...ry from 0 to fMAX with complete independence. There are no restrictions on the frequency of one clock input with respect to another. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall ... |
| Description |
2.5 VOLT HIGH-SPEED TeraSync? DDR/SDR FIFO 40-BIT CONFIGURATION
2.5 VOLT HIGH-SPEED TeraSync™ DDR FIFO 40-BIT CONFIGURATION
|
| File Size |
456.68K /
52 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Fujitsu
|
| Part No. |
MB89665R MB89663R
|
| OCR Text |
...d timer 2, each operating clock independence, square wave output capable), or 16-bit timer/counter operation (operating clock cycle: 0.8 s to 12.8 s) In timer 1 or 16-bit timer/counter operation, event counter operation by external clock in... |
| Description |
F 2 MC-8L MB89660R Series
|
| File Size |
333.94K /
47 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72275 IDT72285
|
| OCR Text |
...ry from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word... |
| Description |
CMOS SuperSync FIFO?
|
| File Size |
285.58K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72V7250 IDT72V7240 IDT72V72100 IDT72V7230 IDT72V7290
|
| OCR Text |
...ry from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word... |
| Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC II? 72-BIT FIFO
|
| File Size |
423.44K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72V2103 IDT72V2113
|
| OCR Text |
...ry from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word... |
| Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC II? NARROW BUS FIFO
|
| File Size |
418.72K /
45 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
