|
|
 |
Motorola
|
Part No. |
MCF5206E
|
OCR Text |
...Purpose I/O) Module Section 11: dram Controller Section 12: UART Modules Section 13: M-Bus Module DataSheet4U.com Section 14: Timer Module S...cache SRAM
1 2 3 4 5 6 7 8 9
Freescale Semiconductor, Inc...
Bus Operation DMA Controller M... |
Description |
Integrated Microprocessor
|
File Size |
5,748.15K /
499 Page |
View
it Online |
Download Datasheet
|
|
|
 |
RMI
|
Part No. |
XLR700
|
OCR Text |
...Examples
4x3 6 or 2x7 2 DDR2 dram
4x36 or 2x72 DDR2 dram
Unified Threat Management 2x10GE + 4x1GE Platform
SerDes
4x36 or 2x72 DD...cache Subsystem * Fully cache coherent MOSI protocol * 8-way set associative architectures * 32KB EC... |
Description |
Processor Series
|
File Size |
252.53K /
2 Page |
View
it Online |
Download Datasheet
|
|
|
 |
L-com, Inc.
|
Part No. |
DM2223T-15 DM2233T-15 DM2233T-15I DM2223T-15I
|
OCR Text |
... (Multibank cache) s Fast 4Mbit dram Array for 30ns Access to Any New Page s Write Posting Register for 12ns Random or Burst Writes Within a Page s 5ns Output Enable Access Time Allows Fast Interleaving s Linear or Interleaved Burst Mode Co... |
Description |
Enhanced dram (Edram) 增强的dram(edram内存
|
File Size |
190.14K /
30 Page |
View
it Online |
Download Datasheet
|
|
|
 |
FREESCALE SEMICONDUCTOR INC
|
Part No. |
KMPC880CZP133
|
OCR Text |
... contains complete dynamic ram (dram) controller ? each bank can be a chip select or ras to support a dram bank ? up to 30 wait states prog...cache 32-entry itlb instruction mmu 8-kbyte data cache 32-entry dtlb data mmu instruction bus load/s... |
Description |
32-BIT, 133 MHz, RISC PROCESSOR, PBGA357
|
File Size |
951.60K /
87 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|