| |
|
 |
|
| Part No. |
|
| OCR Text |
... C d/t/latch configurable flip flops C global and individual register control signals C global and individual output enable C programmable output slew rate C programmable output open collector option C maximum logic utilization by bury... |
| Description |
|
| File Size |
267.16K /
11 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
|
| OCR Text |
...l C d/t/latch configurable flip flops C global and individual register control signals C global and individual output enable C programmable output slew rate C programmable output open collector option C maximum logic utilization by burying... |
| Description |
|
| File Size |
346.01K /
18 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Xilinx
|
| Part No. |
XC5VLX20T XC5VLX220 XC5VLX30 XC5VLX30T XC5VLX220T
|
| OCR Text |
...ntains four luts and fou r flip-flops (previously it was two luts and two flip-flops.) 2. each dsp48e slice contains a 25 x 18 multiplier, an adder, and an accumulator. 3. block rams are fundamentally 36 kbits in size. each bl ock can also... |
| Description |
Fpga Integrated Circuit
|
| File Size |
221.27K /
13 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
|
| Part No. |
|
| OCR Text |
...f six identical 'd' - type flip-flops having independent data inputs. the clock and clear inputs are common to all six units. data is transferred to the q outputs on the positive-going transition of the clock pulse. all six flip-flops are s... |
| Description |
|
| File Size |
277.74K /
12 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Actel
|
| Part No. |
A32100DX
|
| OCR Text |
...ns ? up to 1,276 dedicated flip-flops ? i/o drive to 10 ma ? devices available to dscc smd ? cqfp and cpga packaging ? nonvolatile, user programmable ? logic fully tested prior to shipment ? 100% military temperature tested (C55c to +125c) ... |
| Description |
HiRel FPGAs
|
| File Size |
564.54K /
98 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
XILINX INC
|
| Part No. |
XQ4036XL-3BG352N
|
| OCR Text |
...port ram option - abundant flip-flops - flexible function generators - dedicated high-speed carry logic - wide edge decoders on each edge - hierarchy of interconnect lines - internal 3-state bus capability - eight global low-skew clock or s... |
| Description |
FPGA, 1296 CLBS, 22000 GATES, 166 MHz, PBGA352
|
| File Size |
155.37K /
21 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|