| |
|
 |
SIEMENS AG
|
| Part No. |
SIEMENSAG-SLE4442M3
|
| OCR Text |
...representatives world-wide (see address list). due to technical requirements components may contain dangerous substances. for information on...programmable s ecurity c ode (psc) features 256 x 8-bit eeprom organization byte-wise addressi... |
| Description |
ICs for Chip Cards / Intelligent 256/64/128-Byte EEPROM
|
| File Size |
152.26K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
E2V TECHNOLOGIES PLC
|
| Part No. |
PC8641MGH1333JE PC8641MGH1333JB
|
| OCR Text |
...erency module (mcm) ? ten local address windows plus two default windows ? optional low memory offset mode for core 1 to allow for address d...programmable interrupt controller (pic) ? programming model is compliant with the openpic architectu... |
| Description |
MICROPROCESSOR, CBGA1023
|
| File Size |
1,014.27K /
111 Page |
View
it Online |
Download Datasheet |
| |
|
|
E2V TECHNOLOGIES PLC
ATMEL CORP
|
| Part No. |
PC7447AVGH1167LC PC7447AVLH1333NC PC7447AVLH1333LC PC7447AVGHY1167NC
|
| OCR Text |
...2 52 ) 64-bit data and 36-bit address bus interface integrated l1: 32 kb instruction and 32 kb data cache integrated l2: 512 kb 11 i...programmable on a per-page or per- block basis ? instruction cache can provide four inst ructions pe... |
| Description |
32-BIT, 1167 MHz, RISC PROCESSOR, CBGA360
32-BIT, 1333 MHz, RISC PROCESSOR, CBGA360
|
| File Size |
483.01K /
48 Page |
View
it Online |
Download Datasheet |
| |
|
|
MITSUBISHI[Mitsubishi Electric Semiconductor]
|
| Part No. |
MH32S64APFB-8 MH32S64APFB-7
|
| OCR Text |
...ration controlled by BA0,1(Bank Address) /CAS latency- 2/3(programmable) Burst length- 1/2/4/8/Full Page(programmable)
FEATURES
Frequency -7,-7L -8,-8L 100MHz 100MHz CLK Access Time
(Component SDRAM)
Burst type- sequential / interle... |
| Description |
2147483648-BIT (33554432 - WORD BY 64-BIT)SynchronousDRAM
|
| File Size |
696.32K /
55 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA INC
|
| Part No. |
MCM69R536ZP4.4R
|
| OCR Text |
...ising edge of ck, a cycle after address and control signals. read data is driven on the rising edge of ck. the ram uses hstl inputs and outp...programmable allowing the outputs to match the impedance of the circuit traces which reduces signal ... |
| Description |
32K X 36 LATE-WRITE SRAM, 2.2 ns, PBGA119
|
| File Size |
142.54K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
MITSUBISHI[Mitsubishi Electric Semiconductor]
|
| Part No. |
MH16S72BCFA-6 B99036
|
| OCR Text |
...tion controlled by BA0,BA1(Bank Address) /CAS latency -2/3(programmable,at buffer mode) LVTTL Interface Burst length 1/2/4/8/Full Page(programmable) Burst type- Sequential and interleave burst (programmable) Random column access Burst Write... |
| Description |
From old datasheet system
1,207,959,552-BIT ( 16,777,216-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
|
| File Size |
931.45K /
56 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
