|
|
|
Renesas Electronics Corporation. Renesas Electronics, Corp.
|
Part No. |
M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M38232G4-XXXFP M38232G4-XXXHP M38233G4-XXXFP M38233G4-XXXHP M38234G4-XXXFP M38234G4-XXXHP M38235G4-XXXFP M38230G6-XXXFP M38230G6-XXXHP M38231G6-XXXFP M38231G6-XXXHP M38232G6-XXXFP M38232G6-XXXHP M38233G6-XXXFP M38233G6-XXXHP M38234G6-XXXFP M38234G6-XXXHP M38235G6-XXXFP M38235G6-XXXHP M38236G6-XXXHP M38237G6-XXXFP M38237G6-XXXHP M38238G6-XXXFP M38230G7-XXXFP M38230G7-XXXHP M38231G7-XXXFP M38231G7-XXXHP M38232G7-XXXFP M38232G7-XXXHP M38233G7-XXXFP M38233G7-XXXHP M38234G7-XXXFP M38234G7-XXXHP M38235G7-XXXFP M38235G7-XXXHP M38236G7-XXXFP M38236G7-XXXHP M38237G7-XXXFP M38237G7-XXXHP M38238G7-XXXFP M38238G7-XXXHP M38239G7-XXXFP M38239G7-XXXHP M38230G8-XXXFP M38230G8-XXXHP M38231G8-XXXFP M38231G8-XXXHP M38232G8-XXXFP M38232G8-XXXHP M38233G8-XXXFP M38233G8-XXXHP M38234G8-XXXFP M38234G8-XXXHP M38235G8-XXXFP M38235G8-XXXHP M38236G8-XXXFP M38236G8-XXXHP M38237G8-XXXFP M38237G8-XXXHP M38238G8-XXXFP M38238G8-XXXHP M38230GA-XXXFP M38230GA-XXXHP M38231GA-XXXFP M38231GA-XXXHP M38232GA-XXXFP M38232GA-XXXHP M38233GA-XXXFP M38233GA-XXXHP M38234GA-XXXFP M38234GA-XXXHP M38235GA-XXXFP M38235GA-XXXHP M38236GA-XXXFP M38236GA-XXXHP M38237GA-XXXFP M38237GA-XXXHP
|
Description |
18-mbit (512K x 36/1M x 18) Flow-Through sram; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V 36-Mbit QDR(TM)-II sram 4-Word burst Architecture; Architecture: QDR-II, 4 Word burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit ddr-ii sram 2-word burst Architecture; Architecture: ddr-ii CIO, 2 Word burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V 18-mbit (512K x 36/1M x 18) Pipelined sram; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 72-Mbit QDR(TM)-II sram 2-word burst Architecture; Architecture: QDR-II, 2 Word burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 18-mbit (512K x 36/1M x 18) Flow-Through sram; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit QDR(TM)-II sram 2-word burst Architecture; Architecture: QDR-II, 2 Word burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through sram with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II sram 2-word burst Architecture; Architecture: QDR-II, 2 Word burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync sram; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V 72-Mbit ddr-ii sram 2-word burst Architecture; Architecture: ddr-ii CIO, 2 Word burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V Sync sram; Architecture: QDR-II, 2 Word burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit ddr-ii sram 2-word burst Architecture; Architecture: ddr-ii CIO, 2 Word burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II sram 4-Word burst Architecture; Architecture: QDR-II, 4 Word burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync sram; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II sram 4-Word burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit ddr-ii sram 2-word burst Architecture (2.0 Cycle Read Latency); Architecture: ddr-ii CIO, 2 Word burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync sram; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 72-Mbit ddr-ii sram 2-word burst Architecture; Architecture: ddr-ii CIO, 2 Word burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 18-mbit (512K x 36/1M x 18) Flow-Through sram; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined sram with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit QDR(TM)-II sram 4-Word burst Architecture; Architecture: QDR-II, 4 Word burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit QDR(TM)-II sram 2-word burst Architecture; Architecture: QDR-II, 2 Word burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit QDR(TM)-II sram 4-Word burst Architecture; Architecture: QDR-II, 4 Word burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机 Sync sram; Architecture: QDR-II, 2 Word burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit ddr-ii sram 2-word burst Architecture; Architecture: ddr-ii CIO, 2 Word burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit ddr-ii sram 2-word burst Architecture; Architecture: ddr-ii CIO, 2 Word burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit QDR(TM)-II sram 2-word burst Architecture; Architecture: QDR-II, 2 Word burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
|
File Size |
901.80K /
76 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor Corp. Cypress Semiconductor, Corp.
|
Part No. |
CY7C1520AV18-300BZC CY7C1520AV18-300BZI CY7C1520AV18-300BZXI CY7C1520AV18-300BZXC CY7C1527AV18-278BZXC CY7C1527AV18-278BZXI CY7C1516AV18-300BZC CY7C1516AV18-300BZI CY7C1516AV18-300BZXC CY7C1516AV18-300BZXI CY7C1516AV18-200BZC CY7C1516AV18-250BZI CY7C1516AV18-200BZXI CY7C1516AV18-250BZXC CY7C1516AV18-167BZXI CY7C1516AV18-200BZI CY7C1516AV18-250BZC CY7C1516AV18-167BZXC CY7C1516AV18-167BZC CY7C1516AV18-200BZXC CY7C1516AV18-250BZXI CY7C1520AV18-167BZXI CY7C1520AV18-167BZXC CY7C1520AV18-167BZI CY7C1518AV18-167BZXC CY7C1518AV18-167BZXI CY7C1527AV18-300BZXC CY7C1520AV18-278BZXI CY7C1520AV18-278BZXC CY7C1520AV18-278BZI CY7C1518AV18-167BZC CY7C1527AV18-300BZC CY7C1527AV18-300BZI CY7C1520AV18-167BZC CY7C1527AV18-167BZXI CY7C1527AV18-167BZXC CY7C1520AV18-250BZXC CY7C1518AV18-278BZXI CY7C1518AV18-278BZC CY7C1520AV18-200BZI CY7C1527AV18-200BZXC CY7C1527AV18-200BZXI
|
Description |
72-Mbit ddr-ii sram 2-word burst Architecture 8M X 9 DDR sram, 0.5 ns, PBGA165 72-Mbit ddr-ii sram 2-word burst Architecture 2M X 36 DDR sram, 0.45 ns, PBGA165 72-Mbit ddr-ii sram 2-word burst Architecture 4M X 18 DDR sram, 0.45 ns, PBGA165 72-Mbit ddr-ii sram 2-word burst Architecture 8M X 9 DDR sram, 0.45 ns, PBGA165
|
File Size |
1,128.58K /
28 Page |
View
it Online |
Download Datasheet |
|
|
|
CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY7C1418AV18-267BZC
|
Description |
36-Mbit ddr-ii sram 2-word burst Architecture; Architecture: ddr-ii CIO, 2 Word burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
|
File Size |
917.70K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|