|
|
 |
NXP
|
Part No. |
AN10935
|
OCR Text |
...pports two dynamic memory chip selects, emc_dycs[1:0]_n. each chip select addresses 512 mb. however, the largest density sdram device supported by the emc is limited by 13 row address bits (8k rows), making the largest compatible sdram... |
Description |
Using SDR/DDR SDRAM memories
|
File Size |
368.49K /
47 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ISSI
|
Part No. |
IS42RM16400K
|
OCR Text |
...qm . ba0~ba1 bank address selects bank to be activated during ras activity. selects bank to be read/written during cas activity . a0~a11 address row address : ra0~ra11 column address : ca0~ca7 auto precharge :... |
Description |
1M x 16Bits x 4Banks Mobile Synchronous DRAM
|
File Size |
1,040.56K /
33 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Freescale Semiconductor, Inc.
|
Part No. |
MPC8309
|
OCR Text |
...up to two physical banks (chip selects), 512-mb addressable sp ace for 32 bit data interface ? 64-mbit to 2-gbit devices with x8/ x16/x32 data ports (no direct x4 support) ? one 16-bit device or two 8-bit devices on a 16- bit bus, or two ... |
Description |
Low-Power PowerQUICC II Pro Processor
|
File Size |
526.17K /
81 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Moschip
|
Part No. |
MCS7705
|
OCR Text |
...e ? software programmable mode selects ? on chip oscillator ? 48-pin ssop package applications ? portable backup units ? printer server ? monitoring equipment ? add on i/o interface ? printer interface general description the mcs770... |
Description |
USB with IEEE-1284 Port
|
File Size |
413.84K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Alliance Semiconductor
|
Part No. |
AS8C403625-QC75N
|
OCR Text |
...ock frequency lbo input selects interleaved or linear burst mode self-timed write cycle with global write control ( gw ), byte write enable ( bwe ), and byte writes ( bw x) 3.3v core power supply power down controlled by zz... |
Description |
3.3V Synchronous SRAMs
|
File Size |
888.57K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
MPC9991FA
|
OCR Text |
...ank of outputs. the ref_sel pin selects the differential ecl/pecl compatible input pair or a single-ended ecl/pecl compatible input as the reference clock signal. the pll_en control selects the pll bypass configuration for test and diagnos... |
Description |
9991 SERIES, PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52
|
File Size |
396.74K /
13 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|