|
|
 |
http:// Atmel, Corp. Atmel Corp.
|
Part No. |
AT84AD004VTD AT84AD004CTD AT84AD004TD-EB
|
OCR Text |
... operates in fully differential mo de from the analog inputs up to the dig- ital outputs. the at84ad004 features a full-power input bandwidt...127,128,129) pecl/ecl/lvds pecl/lvds clock inputs voltages (v clki/in or v clkq/qn ) differenti... |
Description |
DUAL 8 BIT 500 MSPS ADC 2-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PQFP144
|
File Size |
814.95K /
58 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
WB1215
|
OCR Text |
...es, 76 units/tube JEDEC Outline MO-153
(c) Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circ... |
Description |
Serial Input PLL with 1.2-GHz Prescaler From old datasheet system
|
File Size |
140.68K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
5V19EE903PGGI
|
OCR Text |
...anual switchover mode. in this mo de, clksel pin is used to switch between the primary and secondary clock sources. as previously mention...127 step ref div d0 = 0 means power down. 0x11 00 reserved d0[6:0]_cfg1 0x12 00 reserved d0[6:0]_cfg... |
Description |
5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
|
File Size |
280.32K /
31 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
5V19EE902NLGI
|
OCR Text |
...anual switchover mode. in this mo de, clksel pin is used to switch between the primary and secondary clock sources. as previously mention...127 step ref div d0 = 0 means power down. 0x11 00 reserved d0[6:0]_cfg1 0x12 00 reserved d0[6:0]_cfg... |
Description |
5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32
|
File Size |
291.01K /
34 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|