|
|
 |
ICS
|
Part No. |
ICS9DB206
|
OCR Text |
hcsl output pairs * 1 differential clock input * CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, hcsl * Maximum output frequency: 140MHz * Output skew: 110ps (maximum) * Cycle-to-Cycle jitter: 110ps (maximum) * ... |
Description |
High Performance 1-to-6 hcsl Jitter Attenuator for PCI Express?
|
File Size |
237.04K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Techn...
|
Part No. |
9FGL06
|
OCR Text |
...eatures ? 6 ? 100 mhz low-power hcsl (lp-hcsl) dif pairs ? 9fgl0641 default z out = 100 ? ? 9fgl0651 default z out = 85 ? ? 9fgl06p1 factory programmable defaults ? 1 - 3.3v lvcmos ref output w/wake-on-lan (wol) support key specification... |
Description |
control input polarity
|
File Size |
322.60K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Techn...
|
Part No. |
9FGL04
|
OCR Text |
...eatures ? 4 ? 100 mhz low-power hcsl (lp-hcsl) dif pairs ? 9fgl0441 default z out = 100 ? ? 9fgl0451 default z out = 85 ? ? 9fgl04p1 factory programmable defaults ? 1 - 3.3v lvcmos ref output w/wake-on-lan (wol) support key specification... |
Description |
control input polarity
|
File Size |
285.17K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Techn...
|
Part No. |
9FGL02
|
OCR Text |
...eatures ? 2 ? 100 mhz low-power hcsl (lp-hcsl) dif pairs ? 9fgl0241 default z out = 100 ? ? 9fgl0251 default z out = 85 ? ? 9fgl02p1 factory programmable defaults ? 1 - 3.3v lvcmos ref output w/wake-on-lan (wol) support key specification... |
Description |
control input polarity
|
File Size |
347.42K /
19 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|