|
|
 |
TI
|
Part No. |
SN74HC165PWR
|
OCR Text |
...E (TOP VIEW)
SH/LD CLK E F G H QH GND
1 2 3 4 5 6 7 8
16 15 14 13 12 11 10 9
VCC CLK INH D C B A SER QH
E F NC G H
4 5 6 7...held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low... |
Description |
ti SN74HC165, 8-Bit Parallel-load Shift Registers
|
File Size |
396.34K /
17 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Linear Technology, Corp. LINER[Linear Technology]
|
Part No. |
LTC1657LCGN LTC1657LIN LTC1657L LTC1657LC LTC1657LCN LTC1657LI LTC1657LIGN 1657LI
|
OCR Text |
... Ground. An input code of (0000)H will connect the positive input of the output buffer to this end of the ladder. Can be used to offset the ...held low, the DAC register loads data from the input registers which will immediately update VOUT.
... |
Description |
Low-Power Dual LinCMOS<TM> Timer 14-SOIC -55 to 125 并行16位轨到轨微援 Parallel 16-Bit Rail-to-Rail Micropower DAC From old datasheet system
|
File Size |
157.02K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
ICS932S200BG-T ICS932S200BFLFT ICS932S200BGT
|
OCR Text |
... / 3 3 1 1 l e s0 l e s u p c z h m 6 6 v 3 z h m i c p z h m 8 4 z h m f e r z h m c i p a o i z h m s t n e m m o c 000 z - i hz - i hz - ...held prior to turning off the vcos and crystal. the power up latency needs to be less than 3 ms. the... |
Description |
133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
|
File Size |
130.21K /
14 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|