|
|
 |
Mitsubishi Electric Corporation
|
Part No. |
M2S56D40ATP75A
|
OCR Text |
double data rate synchronous dram preliminary some of contents are subject to change without notice. description m2s56d20atp is a 4 - bank x...row address a0 - 12 / column address a0 - 9,11(x4)/ a0 - 9(x8)/ a0 - 8(x16) - sstl_2 interface - 400... |
Description |
256M Double Data Rate Synchronous DRAM
|
File Size |
831.64K /
37 Page |
View
it Online |
Download Datasheet
|
|
|
 |
HYNIX SEMICONDUCTOR INC
|
Part No. |
HY5DU561622ELTP-L
|
OCR Text |
...l)tp are a 268,435,456-bit cmos double data rate(ddr) synchronous dram, ideally suited for the main memory applications which requires lar...row and column address table items 32mx8 16mx16 organization 8m x 8 x 4banks 4m x 16 x 4banks row ad... |
Description |
16M X 16 DDR DRAM, 0.75 ns, PDSO66
|
File Size |
235.08K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
 |
HYNIX SEMICONDUCTOR INC
|
Part No. |
HY5DU561622ELTP-JI
|
OCR Text |
...l)tp are a 268,435,456-bit cmos double data rate(ddr) synchronous dram, ideally suited for the main memory applications which requires lar...row and column address table items 32mx8 16mx16 organization 8m x 8 x 4banks 4m x 16 x 4banks row ad... |
Description |
16M X 16 DDR DRAM, 0.7 ns, PDSO66
|
File Size |
235.26K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
 |
NANYA TECHNOLOGY CORP
|
Part No. |
NT5DS16M16BS-6KL
|
OCR Text |
...ions without notice. features ? double data rate architecture: two data transfers per clock cycle bidirectional data strobe (dqs) is tran...row to be accessed. the address bits registered coincident with the read or write command are used... |
Description |
16M X 16 DDR DRAM, 0.7 ns, PDSO66
|
File Size |
2,290.92K /
80 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|