| |
|
 |
Linear Technology Corporation
|
| Part No. |
LTC3704EMS LTC3704
|
| OCR Text |
...50kHz to 1MHz range, and can be synchronized to an external clock using the MODE/SYNC pin. Burst Mode operation at light loads, a low minimum operating supply voltage of 2.5V and a low shutdown quiescent current of 10A make the LTC3704 idea... |
| Description |
Wide Input Range, No RSENSE Positive-to-Negative DC/DC Controller
|
| File Size |
337.69K /
28 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDT723656
|
| OCR Text |
... afa and afc are two-stage synchronized to the port clock that writes data into its array. efa /ora, efb /orb, aea , and aeb are two-stage synchronized to the port clock that reads data from its array. programmable offsets for a... |
| Description |
2K x 36 x 2 Triple-Bus FIFO, 5.0V
|
| File Size |
335.95K /
39 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDT723663
|
| OCR Text |
.... ff /ir and af are two-stage synchronized to the port clock that writes data into its array. ef /or and ae are two-stage synchronized to the port clock that reads data from its array. programmable offsets for ae and af are loaded ... |
| Description |
4K x 36 SyncFIFO, 5.0V
|
| File Size |
294.36K /
29 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDT723644
|
| OCR Text |
..., afa and afb are two-stage synchronized to the port clock that writes data into its array. efa /ora, efb /orb, aea and aeb are two-stage synchronized to the port clock that reads data from its array. programmable offsets for aea... |
| Description |
256 x 36 x 2 SyncBiFIFO, 5.0V
|
| File Size |
518.41K /
35 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDT723643
|
| OCR Text |
.... ff /ir and af are two-stage synchronized to the port clock that writes data into its array. ef /or and ae are two-stage synchronized to the port clock that reads data from its array. programmable offsets for ae and af are loaded... |
| Description |
256 x 36 SyncFIFO, 5.0V
|
| File Size |
455.09K /
28 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|