| |
|
 |
Peregrine Semiconductor
|
| Part No. |
PE42851MLBA-X
|
| OCR Text |
... 45.5 dbm switching time in normal mode 4 (v ss_ext = 0v) 50% ctrl to 90% or 10% of rf 6 s notes: 1. in a 2tx?1rx sp3t c...duty cycle of 4620 s period. 16 15 14 13 12 11 10 9 25 26 27 28 29 30 31 32 gnd gnd gnd v dd v3 v2 ... |
| Description |
UltraCMOS? SP5T RF Switch 100?000 MHz
|
| File Size |
383.00K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDTCSP5V9910-5SOI IDTCSP5V9910-7SO IDTCSP5V9910-2SO IDTCSP5V9910-7SOI
|
| OCR Text |
...es to all outputs. set low for normal operation. gnd/ soe (1) in synchronous output enable. when high, it stops clock outputs (except q ...duty cycle 10 90 % r ef reference clock input 10 85 mhz note: 1. where pulse width implied by d h ... |
| Description |
PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 0.300 INCH, SOIC-24
|
| File Size |
95.31K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDTCSP59920-7SO IDTCSP59920-5SOI IDTCSP59920-7SOI IDTCSP59920-2SO
|
| OCR Text |
...es to all outputs. set low for normal operation. gnd/ soe (1) in synchronous output enable. when high, it stops clock outputs (except q ...duty cycle 10 90 % r ef reference clock input 25 85 mhz note: 1. where pulse width implied by d h ... |
| Description |
PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 0.300 INCH, SOIC-24
|
| File Size |
96.92K /
6 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
