| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
AN-136
|
| OCR Text |
...entry, to indicate the valid or dirty status of that entry. Figure 1 shows how the CPU address field relates to the cache and the tag memory. This example includes valid and dirty status bits, and represents a 512KB cache, 2GB cacheable add... |
| Description |
A NEW GENERATION OF TAG SRAMSTHE IDT71215 AND
|
| File Size |
93.56K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Linear Technology, Corp.
|
| Part No. |
22274
|
| OCR Text |
...d occurrence of data is marked "dirty" when the data is updated. DMS continues to store data until there is not enough "clean" space in the bank to write new records. At this point, DMS initiates a cleanup process, saving the latest valid o... |
| Description |
Data Management Software (DMS) for AMD Simultaneous Read/Write Flash Memory Devices 数据管理软件（简称DMS）为AMD同步写闪存设
|
| File Size |
159.80K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CYM74S551 CYM74B550 74B550 CYM74S551PM-50C
|
| OCR Text |
...orage for 8-bits of tag and one dirty bit. Multiple ground pins and on-board decoupling capacitors ensure high performance with maximum noise immunity. All components on the cache modules are surface mounted on a multi-layer epoxy laminate ... |
| Description |
From old datasheet system
OPTi Viper Chip Set Level II Cache Module Family
|
| File Size |
197.36K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel corp
|
| Part No. |
TSPC106ANBSP TSPC106A
|
| OCR Text |
...
TV/ BR2
BA0/ BR3
HIT
dirty_IN/ BR1 ADS/ DALE/ BRL2 DWE0/ DBG2
DL19
DCS/ BG3
R
RCS0
DH2
DH1
DL16
VSS
VDD
DL9
DL5
VSS
VDD
TWE/ BG2
dirty_OUT/ BG1 BA1/ BAA BGL2
A0
TS
P
MA4/ S... |
| Description |
The TSPC106 provides an integrated, high-bandwidth, high-performance, TTL-compatible interface betwe
From old datasheet system
|
| File Size |
311.07K /
40 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
