| |
|
 |
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS61NP25632-100TQ
|
| OCR Text |
... a12 gnd gnd gnd bwb gnd nc gnd bwa gnd gnd gnd vcc a14 nc a16 ce2 a15 nc dqb6 dqb5 dqb4 dqb2 vcc dqa7 dqa5 dqa4 dqa3 nc a13 nc nc vccq nc nc dqb8 dqb7 vccq dqb3 dqb1 vccq dqa8 dqa6 vccq dqa2 dqa1 nc zz vccq 1 2 3 4 5 6 7 256k x 32 pin desc... |
| Description |
256K X 32 ZBT SRAM, 5 ns, PQFP100
|
| File Size |
125.86K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress
|
| Part No. |
GVT71256D36B-5 GVT71256D36T-5 GVT71256D36T-4.4 GVT71256D36B-6.7 GVT71256D36T-6 GVT71256D36T-6.7 GVT71256D36TA-4.4 GVT71256D36TA-6 GVT71256D36TA-5 GVT71256D36TA-6.7 GVT71512D18B-4.4 GVT71512D18B-6.7 GVT71512D18T-4.4 GVT71512D18T-6 GVT71512D18T-6.7 GVT71512D18TA-5 GVT71512D18TA-6 GVT71512D18TA-6.7 GVT71512D18B-5 GVT71512D18T-5 GVT71512D18TA-4.4
|
| OCR Text |
...p , and adv ), write en- ables (bwa , bwb , bwc , bwd , and bwe ), and global write (gw ). however, the ce 2 chip enable input is only available for the ta package version. asynchronous inputs include the output enable (oe ) and burst mode... |
| Description |
256K x 36 pipelined SRAM, 200MHz
256K x 36 pipelined SRAM, 225MHz
256K x 36 pipelined SRAM, 150MHz
256K x 36 pipelined SRAM, 166MHz
512K x 18 pipelined SRAM, 225MHz
512K x 18 pipelined SRAM, 150MHz
512K x 18 pipelined SRAM, 166MHz
512K x 18 pipelined SRAM, 200MHz
|
| File Size |
525.67K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
PD10018-166TQI
|
| OCR Text |
...ck diagram 19/20 binary counter bwa gw clr ce clk q0 q1 mode a0' a0 a1 a1' clk adv adsc adsp 17/18 19/20 address register ce d clk q dqd byte write registers d clk q dqc byte write registers d clk q dqb byte write registers d clk q dqa byte... |
| Description |
1M X 18 CACHE SRAM, 3.5 ns, PQFP100
|
| File Size |
170.53K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
GVT71256ZB36-6.5 GVT71256ZB36-7.5
|
| OCR Text |
...bility individual byte write (bwa ?bwd ) control (may be tied low) cen pin to enable clock and suspend operations three chip enables for simple depth expansion automatic power-down fearture available using zz mode or ce deselect. ... |
| Description |
256K X 36 ZBT SRAM, 6.5 ns, PQFP100
256K X 36 ZBT SRAM, 7.5 ns, PQFP100
|
| File Size |
576.94K /
31 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C1360V25 CY7C1362V25 CY7C1364V25 7C1360V
|
| OCR Text |
...ied with the Byte Write Select (bwa,b,c,d for 1360V25/1364V25 and bwa,b for 1362V25) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are conducted with on-chip synchronous sel... |
| Description |
256K x 36/256K x 32/512K x 18 Pipelined SRAM
From old datasheet system
|
| File Size |
412.55K /
31 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
