|
|
 |
Integrated Device Technology, Inc.
|
Part No. |
IDTIDT71P71804167BQ
|
OCR Text |
...n data transfers. the ddrii has scalable output impedance on its data output bus and echo clocks, allowing the user to tune the bus for low noise and high performance. all interfaces of the ddrii sram are hstl, allowing speeds beyond sram ... |
Description |
18Mb Pipelined DDR⑩II SRAM Burst of 2 35.7流水线的DDR II SRAM的突发⑩2
|
File Size |
234.71K /
23 Page |
View
it Online |
Download Datasheet
|
|
|
 |
飞思卡尔半导体(中国)有限公司
|
Part No. |
56F8036
|
OCR Text |
... interface (qspi) ? freescale?s scalable contro ller area network (mscan) 2.0 a/b module ? one 16-bit quad timer clocked at up to 96mhz ? one inter-integrated circuit (i 2 c) port ? computer operating properly (cop)/watchdog ? on-chip rela... |
Description |
16-bit Digital Signal Controllers 16位数字信号控制器
|
File Size |
1,154.87K /
164 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Broadcom
|
Part No. |
BCM1280
|
OCR Text |
scalable from 800 mhz?1.2 ghz quad issue in-order pipeline with dual-execute and dual- memory pipes enhanced skew pipeline enables a zero load-to-use penalty 32-kb instruction cache and 32-kb data cache (ecc protected) fast on-chip ... |
Description |
Dual-Core 64-bit MIPS® Processor with SPI-4/HT
|
File Size |
112.30K /
2 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|