| |
|
 |
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HY5DU56422DF-H HY5DU56422DF-K
|
| OCR Text |
... write (centered dq) ? on chip dll align dq and dqs transition with ck transition ? dm mask write data-in at the both rising and falling edges of the data strobe ? all addresses and control inputs except data, data strobes and data mask... |
| Description |
64M X 4 DDR DRAM, 0.75 ns, PBGA60
|
| File Size |
268.38K /
31 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HY5DU56422DF-D4
|
| OCR Text |
... write (centered dq) ? on chip dll align dq and dqs transition with ck transition ? dm mask write data-in at the both rising and falling edges of the data strobe ? all addresses and control inputs except data, data strobes and data mas... |
| Description |
64M X 4 DDR DRAM, 0.65 ns, PBGA60
|
| File Size |
446.83K /
34 Page |
View
it Online |
Download Datasheet |
| |
|
|
PROMOS TECHNOLOGIES INC
|
| Part No. |
V59C1512164QDLJ25H V59C1512404QDLJ25AI
|
| OCR Text |
... an optional feature) - on-chip dll aligns dq and dqs transitions with ck transitions - differential clock inputs ck and ck - jedec power supply 1.8v 0.1v - vddq=1.8v 0.1v - available in 60-ball fbga for x4 and x8 component or 84 ball ... |
| Description |
32M X 16 DDR DRAM, PBGA84
128M X 4 DDR DRAM, PBGA60
|
| File Size |
2,056.91K /
79 Page |
View
it Online |
Download Datasheet |
| |
|
|
ELPIDA MEMORY INC
|
| Part No. |
EDE2516AASE-AE-E EDE2516AASE-DF-E
|
| OCR Text |
...l clock inputs (ck and /ck) ? dll aligns dq and dqs transitions with ck transitions ? commands entered on each positive ck edge: data and data mask referenced to both edges of dqs ? four internal banks for concurrent operation ? ... |
| Description |
16M X 16 DDR DRAM, 0.5 ns, PBGA84
16M X 16 DDR DRAM, 0.45 ns, PBGA84
|
| File Size |
724.77K /
66 Page |
View
it Online |
Download Datasheet |
| |
|
|
ELPIDA MEMORY INC
|
| Part No. |
EDE2516AASE-4A-E EDE2516AASE-5C-E
|
| OCR Text |
...l clock inputs (ck and /ck) ? dll aligns dq and dqs transitions with ck transitions ? commands entered on each positive ck edge: data and data mask referenced to both edges of dqs ? four internal banks for concurrent operation ? ... |
| Description |
16M X 16 DDR DRAM, 0.6 ns, PBGA84
16M X 16 DDR DRAM, 0.5 ns, PBGA84
|
| File Size |
762.02K /
66 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CYW134MOXC CYW134MOXCT
|
| OCR Text |
...refclk w133 pll phase align d 4 dll rac rmc m n gear ratio logic pclk busclk synclk pclk/m synclk/n w158 w159 w161 w167 figure 1. ddll system architecture cy2210 [+] feedback
w134m/w134s document #: 38-07426 rev. *c page 3 of 12 k... |
| Description |
400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24
|
| File Size |
217.63K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
K4N26323AE-GC20 K4N26323AE-GC22 K4N26323AE-GC25
|
| OCR Text |
...th differential data strobe and dll gddr-ii sdram samsung electronics reserves the right to change products or specification without notice.
- 2 - rev. 1.5 (dec. 2002) 128m gddr-ii sdram k4n26323ae-gc ? 2.5v + 0.1v power supply fo... |
| Description |
4M X 32 DDR DRAM, 0.35 ns, PBGA144
4M X 32 DDR DRAM, 0.45 ns, PBGA144
|
| File Size |
448.11K /
50 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
