| |
|
 |
Galvantech
|
| Part No. |
GVT7164T18 7164T18S
|
| OCR Text |
...ynchronous setup and hold times around the rising edge of CLK. InputWrite Enable: this write enable is LOW for a WRITE cycle one cycle after WE#=LOW is gated into register.
WE#
Synchronous and HIGH for a READ cycle. Data I/O are high ... |
| Description |
64K X 18 SYNCHRONOUS TAG SRAM
From old datasheet system
|
| File Size |
130.59K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ANALOG DEVICES INC
|
| Part No. |
AD7804BRZ-REEL AD7804BNZ ANALOGDEVICESINC-AD7805BRSZ-REEL7 AD7805BRS-REEL7 AD7805BRZ AD7804-15
|
| OCR Text |
...h individual dac can be shifted around the v bias point using an on-chip sub dac. all dacs contain double buffered data inputs, which allow all analog outputs to be simultaneously updated using the asynchronous ldac input. control features... |
| Description |
SERIAL INPUT LOADING, 1.5 us SETTLING TIME, 10-BIT DAC, PDSO16
SERIAL INPUT LOADING, 1.5 us SETTLING TIME, 10-BIT DAC, PDIP16
PARALLEL, WORD INPUT LOADING, 1.5 us SETTLING TIME, 10-BIT DAC, PDSO28
3.3 V to 5 V Quad/Octal 10-Bit DACs
3.3 V to 5 V Quad/Octal 10-Bit DACs
3.3 V to 5 V Quad/Octal 10-Bit DACs
|
| File Size |
278.70K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT7164D64 7164D64S
|
| OCR Text |
...t meet the setup and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle. Byte Write: A byte write is LOW for a WRITE cycle and HIGH for a REA... |
| Description |
64K X 64 SYNCHRONOUS BURST SRAM
From old datasheet system
|
| File Size |
145.81K /
13 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
