|
|
 |
CYPRESS
|
Part No. |
CY2081SL
|
OCR Text |
...PD input will result in all the plls and the outputs being shut down. The plls will have to re-lock when the PD input is deasserted. The CY2081 outputs three clocks: CLKA, CLKB, and CLKC, whose frequencies can possess any value within the s... |
Description |
Programmable Clock
|
File Size |
100.25K /
6 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Motorola Mobility Holdings, Inc.
|
Part No. |
MC33411B
|
OCR Text |
...hone system. included are three plls (phaselocked loops). two are intended for use with external vcos and 64/65 or 128/129 dual modulus prescalers, and can control the transmit and receive (lo1) frequencies for 900 mhz communication. the th... |
Description |
900 MHZ ANALOG CORDLESS PHONE BASEBAND WITH COMPANDER 900兆赫模拟无绳电话基带扩展
|
File Size |
451.95K /
43 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|