|
|
 |
Zarlink
|
Part No. |
MT90401
|
OCR Text |
...ld be held low for a minimum of 300ns. When this pin is held low, the time interval error correction circuit is disabled. Positive Power Supply. Digital supply. No Connection. 20 MHz Clock Input (5V tolerant Input). This pin is the input fo... |
Description |
SONET/SDH System Synchronizer
|
File Size |
824.10K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Zarlink
|
Part No. |
MT9040
|
OCR Text |
...ld be held low for a minimum of 300ns. While the RST pin is low, all frame pulses except RST and TSP and all clock outputs except C6o, C16o and C19o are at logic high. The RST, TSP, C6o and C16o are at logic low during reset. The C19o is fr... |
Description |
T1/E1 Synchronizer
|
File Size |
373.11K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ETC[ETC]
|
Part No. |
DAC-HZ DAC-HZ12BGC DAC-HZ12BMC DAC-HZ12BMM DAC-HZ12BMM-QL
|
OCR Text |
... ranges * 3s VOUT settling time 300ns IOUT settling time * Guaranteed monotonicity over full temperature range * Integral nonlinearity 1/2LSB (binary) and 1/4LSB (BCD), maximum * Differential nonlinearity 3/4LSB (binary) and 1/4LSB (BCD), m... |
Description |
12-Bit, Industry-Standard Digital-to-Analog Converters 12-Bit Industry-Standard Digital-to-Analog Converters
|
File Size |
86.54K /
4 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|