| |
|
 |

Intersil Corporation
|
| Part No. |
X40030S14-A X40030S14-B X40031S14-A X40031S14-B X40031S14-C X40035-BC X40035-AB X40030S14I-B
|
| OCR Text |
...URST) on power up. It will also stay active until manual reset is released and for tPURST thereafter. RESET Output. (X40030, X40034) This pin is an active HIGH CMOS output which goes HIGH whenever VCC falls below VTRIP1 voltage or if manual... |
| Description |
THYRISTOR/DIODE MODULE, 50A 1400VTHYRISTOR/DIODE MODULE, 50A 1400V; Voltage, Vrrm:1400V; Current, It av:50A; Case style:SEMIPACK 1; Current, It rms:95A; Current, Itsm:1500A; Voltage, Vgt:3V; Current, Igt:150mA; Centres, fixing:80mm; Triple Voltage Monitor with Intergrated CPU Supervisor
|
| File Size |
315.99K /
21 Page |
View
it Online |
Download Datasheet
|
| |
|
 |

ATMEL Corporation 聚兴科技股份有限公司 Atmel, Corp. ATM Electronic, Corp.
|
| Part No. |
AT17LV128-10SC AT17LV128-10SI AT17LV256-10CU AT17LV256-10JC AT17LV256-10NC AT17LV256-10NI AT17LV256-10NU AT17LV256-10PC AT17LV256-10PI AT17LV65-10JC AT17LV65-10JI AT17LV128-10JC AT17LV128-10JI AT17LV128-10NI AT17LV128-10PC AT17LV128-10PI AT17LV010-10CU AT17LV010-10CC AT17LV010-10CI AT17LV65-10SC AT17LV256-10JU AT17LV512-10JU AT17LV002-10TQU AT17LV002-10SU AT17LV002-10CU AT17LV002-10JU AT17LV010-10JU AT17LV010-10PU AT17LV256-10NJ
|
| OCR Text |
...xt device in the chain. It will stay Low as long as CE is Low and OE is High. It will then follow CE until OE goes Low; thereafter, CEO will stay High until the entire EEPROM is read again. This CEO feature is not available on the AT17LV65 ... |
| Description |
FPGA Configuration EEPROM Memory 10MHZ, 20 PLCC, IND TEMP, GREEN(FPGA) 512K X 1 CONFIGURATION MEMORY, PQCC20 10MHZ, 20 PLCC, IND TEMP, GREEN(FPGA) 1M X 1 CONFIGURATION MEMORY, PQCC20 256K X 1 CONFIGURATION MEMORY, PDSO8
|
| File Size |
485.13K /
26 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Linear Technology, Corp.
|
| Part No. |
LTC2607IDE-1TRPBF LTC2617CDEPBF LTC2617CDE-1TRPBF LTC2607CDE-1TRPBF LTC2617CDETRPBF
|
| OCR Text |
...scale; and after power-up, they stay at zero scale until a valid write and update take place. the power-on reset circuit resets the ltc2607-1/ltc2617-1/ ltc2627-1 to mid-scale. the voltage outputs stay at mid- scale until a valid write a... |
| Description |
16-Bit Dual Rail-to-Rail DACs with I2C Interface; Package: DFN; No of Pins: 12; Temperature Range: -40°C to 85°C SERIAL INPUT LOADING, 10 us SETTLING TIME, 16-BIT DAC, PDSO12 14-Bit Dual Rail-to-Rail with I2C Interface; Package: DFN; No of Pins: 12; Temperature Range: 0°C to 70°C SERIAL INPUT LOADING, 9 us SETTLING TIME, 14-BIT DAC, PDSO12 16-Bit Dual Rail-to-Rail DACs with I2C Interface; Package: DFN; No of Pins: 12; Temperature Range: 0°C to 70°C SERIAL INPUT LOADING, 10 us SETTLING TIME, 16-BIT DAC, PDSO12
|
| File Size |
280.52K /
20 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|