|
|
|
Infineon
|
Part No. |
ICE1QS01 ICE1QS01G
|
OCR Text |
.../DO-Counter
Power Driver
S
SET
Q Q
OUT
1V + + 1V D L R
CLR
OFC
SET
Q Q
CLR
GND
Infineon Tech
PCI Group
...up
An internal start up diode is connected between pin PCS and pin VCC. Start up current is provide... |
Description |
Power Control ICs - Off-line quasiresonant PWM controller with burst mode in a P-DSO8 pin package
|
File Size |
454.03K /
21 Page |
View
it Online |
Download Datasheet |
|
|
|
Atmel, Corp.
|
Part No. |
T6819-TBS T6819-TBQ
|
OCR Text |
...n the output data register are set to low) 1 ls1 controls output ls1 (high = switch output ls1 on) 2 hs1 controls output hs1 (high = switch...up current for each high-side switch and a pull-down current for each low-side switch is turned on (... |
Description |
Dual Triple DMOS Output Driver with Serial Input Control SIPO BASED PRPHL DRVR, PDSO16 Dual Triple DMOS Output Driver with Serial Input Control 2 A SIPO BASED PRPHL DRVR, PDSO16
|
File Size |
183.81K /
16 Page |
View
it Online |
Download Datasheet |
|
|
|
Rohm Co., Ltd.
|
Part No. |
CAT34WC02P-TE13
|
OCR Text |
...ice address inputs these inputs set device address when cascading mul- tiple devices. a maximum of eight devices can be cascaded when using...up to eight cat34wc02 may be individually addressed by the system. the last bit of the slave addres... |
Description |
2K-Bit I2C Serial EEPROM, Serial Presence Detect K位I2C串行EEPROM,串行存在检
|
File Size |
50.67K /
10 Page |
View
it Online |
Download Datasheet |
|
|
|
Samsung Semiconductor Co., Ltd.
|
Part No. |
KMM5364005BSW
|
OCR Text |
...time t crp 5 5 ns row address set-up time t asr 0 0 ns row address hold time t rah 10 10 ns column address set-up time t asc 0 0 ns column address hold time t cah 8 10 ns column address to ras lead time t ral 25 30 ns read command... |
Description |
4M x 36 DRAM SIMM(4M x 36 动RAM模块) 4米36的DRAM上海药物研究所米36动态内存模块)
|
File Size |
375.73K /
19 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor Corp.
|
Part No. |
CY7C1018CV33
|
OCR Text |
...rite end 8 9 10 ns t aw address set-up to write end 8 9 10 ns t ha address hold from write end 0 0 0 ns t sa address set-up to write start 0 0 0 ns t pwe we pulse width 7 8 10 ns t sd data set-up to write end 5 6 8 ns t hd data hold from w... |
Description |
128K x 8 Static RAM(128K x 8静态RAM) 128K的8静态RAM28K的8静态RAM)的
|
File Size |
256.55K /
7 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|