| |
|
 |
Sony
|
| Part No. |
CXK77B1841AGB CXK77B3641AGB
|
| OCR Text |
...Enable) and ZZ (Sleep Mode) are registered on the positive edge of K clock. Read operation protocol is selectable through external mode pins...latched into input registers on the rising edge of K clock. The latched address is decoded and then ... |
| Description |
4Mb Late Write LVTTL High Speed Synchronous SRAMs (128K x 36 or 256K x 18 Organization)
From old datasheet system
|
| File Size |
221.04K /
28 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SST
|
| Part No. |
SST29VE010 29VE010B
|
| OCR Text |
...The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. This specification is subject to change without no...latched Address and Data Automatic Write Timing with Internal Vpp Generation End of Write Detection ... |
| Description |
2.7V-only 1 Megabit Page Mode EEPROM
From old datasheet system
|
| File Size |
858.18K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
Advanced Micro Devices, Inc.
|
| Part No. |
PALCE29MA16
|
| OCR Text |
...c macrocells for combinatorial/registered/ latched operation n output enable controlled by a pin or product terms n varied product term distribution for increased design flexibility n programmable clock selection with common pin clock/l... |
| Description |
24-Pin EE CMOS Programmable Array Logic
|
| File Size |
295.17K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
54FCT162511ATE
|
| OCR Text |
registered/latched transceiver military and industrial temperature ranges september 2009 idt54/74fct162511at/ct military and industrial temperature ranges fast cmos 16-bit registered/latched transceiver with parity description: the fct16251... |
| Description |
FCT SERIES, 16-BIT registered TRANSCEIVER, TRUE OUTPUT, CDFP56
|
| File Size |
102.22K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
