|
|
|
Integrated Silicon Solution, Inc. ISSI[Integrated Silicon Solution Inc] ISSI[Integrated Silicon Solution, Inc]
|
Part No. |
IS61SP25616 IS61SP25618-5TQ IS61SP25618-5B IS61SP25618-166B IS61SP25618-150B IS61SP25618-133TQI IS61SP25618-133B IS61SP25616-5TQI IS61SP25616-5B IS61SP25616-166TQ IS61SP25616-166B IS61SP25618-5TQI IS61SP25616-133B IS61SP25616-133TQ IS61SP25616-133TQI IS61SP25616-150B IS61SP25616-150TQ IS61SP25616-150TQI IS61SP25616-5TQ IS61SP25618 IS61SP25618-133TQ IS61SP25618-150TQ IS61SP25618-150TQI IS61SP25618-166TQ
|
OCR Text |
...individual bytes to be written. BW1 controls DQ1-8, BW2 controls DQ9-16, conditioned by BWE being LOW. A LOW on GW input would cause all byt...1-800-379-4774
Rev. A 04/17/01
1
IS61SP25616 IS61SP25618
BLOCK DIAGRAM
ISSI
(R)
MOD... |
Description |
Octal Transparent D-Type Latches With 3-State Outputs 20-SOIC -40 to 85 256K X 18 CACHE SRAM, 5 ns, PBGA119 Octal Transparent D-Type Latches With 3-State Outputs 20-SSOP -40 to 85 256K X 18 CACHE SRAM, 4 ns, PQFP100 256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM 256K X 16 CACHE SRAM, 4 ns, PBGA119 Octal Transparent D-Type Latches With 3-State Outputs 20-PDIP -40 to 85 256K X 18 CACHE SRAM, 5 ns, PQFP100 Octal Transparent D-Type Latches With 3-State Outputs 20-SOIC -40 to 85 256K X 18 CACHE SRAM, 3.5 ns, PBGA119 ACB 7C 7#16S PIN RECP LINE Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-TSSOP -40 to 85 256K x 16 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM
|
File Size |
118.29K /
15 Page |
View
it Online |
Download Datasheet |
|
|
|
AMICC[AMIC Technology]
|
Part No. |
A63L73321E-12 A63L73321
|
OCR Text |
...V ), byte write enables ( BWE , BW1 , BW2 , BW3 , BW4 ) and Global Write ( GW ). Asynchronous inputs include output enable ( OE ), clock (CL...1
AMIC Technology, Inc.
A63L73321
Pin Configuration
ADSC
ADSP
BWE
BW4
BW3
B... |
Description |
128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
|
File Size |
184.67K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|