|
|
|
INTEL[Intel Corporation]
|
Part No. |
80C187
|
OCR Text |
...rd The 80C187 adds over seventy mnemonics to the instruction set of the 80C186 including support for arithmetic logarithmic exponential and trigonometric mathematical operations The 80C187 is implemented with 1 5 micron high-speed CHMOS III... |
Description |
80-BIT MATH COPROCESSOR
|
File Size |
311.92K /
30 Page |
View
it Online |
Download Datasheet |
|
|
|
FREESCALE[Freescale Semiconductor, Inc]
|
Part No. |
MC68HC05SU3A
|
OCR Text |
...
Conventions
Register and bit mnemonics are defined in the paragraphs describing them. An overbar is used to designate an active-low signal, eg: RESET. Unless otherwise stated, blank cells in a register diagram indicate that the bit is ei... |
Description |
Fully static chip design featuring the industry standard 8-bit M68HC05 core
|
File Size |
734.45K /
80 Page |
View
it Online |
Download Datasheet |
|
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
Part No. |
PDSP1601MC PDSP1601GC1R PDSP1601/MC
|
OCR Text |
...
KEY A B CI CO RAL RAR RSX
mnemonics = A input to ALU = B input to ALU = External Carry in to ALU = Internally Registered Carry out from ALU = ALU Register (Left) = ALU Register (Right) = Shifter Register (Left or Right)
CLRXX MIAXX A... |
Description |
ALU and Barrel Shifter
|
File Size |
106.77K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|