| |
|
 |
AMIC Technology Corporation
AMIC Technology, Corp.
|
| Part No. |
A64E06161G-85I A64E06161G-70I
|
| OCR Text |
...g e access time fro m 20ns to 25n s chan ge o perat ion curre nt (i cc1 ) from 25ma to 15ma(-7 0) chan ge o perat ion curre nt (i cc1 ) from 20ma to 12ma(-8 5) chan ge stan db y curre nt (i sb 1 ) from 80ua to 1 00u... |
| Description |
1M X 16 Bit Low Voltage Super RAM 100万16位低电压超内
|
| File Size |
305.80K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
quicklogic
|
| Part No. |
QL5432 QL5432_DS
|
| OCR Text |
...e previous clock cycle in PCI32_25n-initiated master transactions. Useful for updating DMA transfer counts on DMA Read operations and for updating master write address on DMA Write operations. Active during the last data transfer of a maste... |
| Description |
33 MHz/32-Bit PCI Master/Target with Embedded
Programmable Logic and Dual Port SRAM
From old datasheet system
|
| File Size |
716.33K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
Central Semiconductor
|
| Part No. |
CS220-16P
|
| OCR Text |
...s3-16n cs220-16n* 2n692,a cs220-25n 1000 cs220-16p* cs220-25p 1200 cs220-25pb * not recommended for new designs. **available in to-220fp full pak upon request. i gt 40ma 25ma 25ma 40ma 40ma v gt 2.0v 2.0v 1.5v 2.0v 1.5v i h 50ma 40ma 40ma ... |
| Description |
Leaded Thyristor SCR
|
| File Size |
59.68K /
1 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5332
|
| OCR Text |
...e previous clock cycle in PCI32_25n-initiated master transactions. Useful for updating DMA transfer counts on DMA Read operations and for updating master write address on DMA Write operations. Active during the last data transfer of a maste... |
| Description |
33 MHz/32-Bit PCI Master/Target with Embedded
Programmable Logic and Dual Port SRAM
|
| File Size |
701.80K /
25 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
