| |
|
 |
MOTOROLA[Motorola, Inc]
|
| Part No. |
MPC9449
|
| OCR Text |
...ev 1, 08/2002
3.3V/2.5V 1:15 pecl/lvcmos Clock Fanout Buffer
The MPC9449 is a 3.3V or 2.5V compatible, 1:15 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 200 MHz and output skew... |
| Description |
3.3V / 2.5 V 1:15 pecl/lvcmos
|
| File Size |
291.31K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MC100ES8111
|
| OCR Text |
...ible differential clock outputs pecl and HSTL compatible differential clock inputs 3.3 V power supply for device core, 1.5 V or 1.8 V HSTL o...lvcmos lvcmos HSTL Type Function Differential HSTL reference clock signal input Differential pecl re... |
| Description |
Low Voltage 1:10 Differential HSTL Clock Fanout Buffer
Low Voltage 1:10 Differential HSTL Clock Fanout Buffer
|
| File Size |
170.53K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola, Inc.
MOTOROLA[Motorola, Inc]
|
| Part No. |
MC100ES7111FA MC100ES7111
|
| OCR Text |
...ible differential clock outputs pecl and HSTL/LVDS compatible differential clock inputs 3.3V power supply Supports industrial temperature ra...lvcmos lvcmos LVDS
Figure 2. 32-Lead Package Pinout (Top View)
Function Differential HSTL or L... |
| Description |
LOW VOLTAGE 1:10 DIFFERENTIAL LVDS CLOCK FANOUT BUFFER
|
| File Size |
127.05K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS8543BGT ICS8543 ICS8543BG
|
| OCR Text |
... When HIGH selects differential pecl inputs. When LOW selects differential HSTL inputs. lvcmos / LVTTL interface levels. Non-inver ting differential HSTL clock input. Inver ting differential HSTL clock input. Non-inver ting differential PEC... |
| Description |
LOW SKEW, 1-TO-4 LVDS FANOUT BUFFER
|
| File Size |
58.67K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC958
|
| OCR Text |
...73A-02
QFB
(Int pull up)
pecl_CLK (Int pull down) pecl_CLK FB_CLK VCO_SEL BYPASS MR/OE PLL_EN
(Int pull up)
0 Phase Detector LPF ...lvcmos Inputs Input LOW Voltage lvcmos Inputs Peak-to-Peak Input Voltage pecl_CLK Common Mode Range ... |
| Description |
Low Voltage PLL Clock Drlver
From old datasheet system
|
| File Size |
103.78K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
