|
|
 |

Intel, Corp. Intel Corp. Intel Corporation
|
Part No. |
DT28F016SA-100 E28F016SA-080 E28F016SA-150 DA28F016SA-150 E28F016SA-070 DA28F016SA-080 DA28F016SA-070 DT28F016SA-150 E28F016SA-120 DA28F016SA-120 INTELCORP-E28F016SA-070 28F016SA
|
OCR Text |
...ss memory organized as either 1 mword x 16 or 2 Mbyte x 8. The 28F016SA includes thirtytwo 64-KB (65,536) blocks or thirty-two 32-KW (32,768) blocks. A chip memory map is shown in Figure 4. The implementation of a new architecture, with man... |
Description |
28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY 28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY 1M X 16 FLASH 12V PROM, 70 ns, PDSO56 28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY 1M X 16 FLASH 12V PROM, 80 ns, PDSO56 28F016SA 16-MBIT (1 MBIT X 16/ 2 MBIT X 8)FlashFile MEMORY
|
File Size |
819.93K /
55 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEL[Intel Corporation]
|
Part No. |
VS28F016SV MS28F016SV
|
OCR Text |
...ss memory organized as either 1 mword x 16 or 2 Mbyte x 8 The VS MS28F016SV includes thirty-two 64-KB (65 536 byte) blocks or thirty-two 32-KW (32 768 word) blocks A chip memory map is shown in Figure 3
Page Buffer Writes to Fla... |
Description |
16-Mbit (1-Mbit x 16, 2-Mbit x 8) FlashFileTM MEMORY
|
File Size |
599.96K /
50 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Renesas Technology / Hitachi Semiconductor
|
Part No. |
HM5112805LTD-6
|
OCR Text |
mword x 8-bit) 8k refresh/4k refresh
ADE-203-839C (Z) Rev. 2.0 Jul. 10, 1998 Description
The Hitachi HM5112805 Series, HM5113805 Series are 128M-bit dynamic RAMs organized as 16,777,216-word x 8-bit. They have realized high performance ... |
Description |
128M EDO DRAM (16-mword x 8-bit) 8k refresh/4k refresh
|
File Size |
365.53K /
34 Page |
View
it Online |
Download Datasheet
|
|
|
 |
HP[Agilent(Hewlett-Packard)]
|
Part No. |
HDMP-1034 HDMP-1032
|
OCR Text |
...ng at a frequency of 60 MHz (60 mword/ sec). Both the Tx and Rx must be set to a range that covers this word rate. According to the table only a setting of DIV1/0 = (0/0) allows a parallel input word rate of 40 to 70 MHz. This range setting... |
Description |
1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate
|
File Size |
340.14K /
32 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|