| |
|
 |
Nanya Techology
|
| Part No. |
NT5DS16M16CG
|
| OCR Text |
...standard SDRAMs, the pipelined, multibank architecarchitecture is essentially a 2n prefetch architecture with an ture of DDR SDRAMs allows for concurrent operation, interface designed to transfer two data words per clock cycle thereby provi... |
| Description |
(NT5DSxxMxCx) 256Mb SDRAM
|
| File Size |
2,443.24K /
78 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Nanya Technology
|
| Part No. |
NT5DS16M8AT
|
| OCR Text |
...standard SDRAMs, the pipelined, multibank architecat the I/O pins. A single read or write access for the 128Mb ture of DDR SDRAMs allows for concurrent operation, DDR SDRAM effectively consists of a single 2n-bit wide, one thereby providing... |
| Description |
(NT5DSxxMxAx) 128Mb DDR333/300 SDRAM
|
| File Size |
468.51K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
SpecTek
|
| Part No. |
SAA128M4T27B
|
| OCR Text |
...rd sdr sdrams, the pipelined, multibank architecture of ddr sdrams allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time. an auto refresh mode is provided, along with a ... |
| Description |
512M DDR SDRAM
|
| File Size |
620.29K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
AT91RM9200 AT91RM9200-C1-002 AT91RM9200-Q1-002
|
| OCR Text |
... at91rm9200 1768b?atarm?08/03 ? multibank ping-pong access ? timing parameters specified by software ? automatic refresh operation, refresh rate is programmable energy-saving capabilities ? self-refresh and low-power modes supported err... |
| Description |
The AT91RM9200 features a 200 MIPS ARM920T processor with 16K-byte instruction and 16K-byte data cache memories, 16K bytes of SRAM, 128K bytes of ROM, External Bus Interface featuring SDRAM, Burst Flash and Static Memory Controllers, USB D
ARM920T-based microcontroller.
|
| File Size |
3,275.06K /
650 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix
|
| Part No. |
HY5MS7B2BLF
|
| OCR Text |
...ndard sdram, the pipeline d and multibank architectu re of low power ddr sdram (mobile ddr sdram) allows for concurrent operation, thereb y providing high effective bandwidth by hiding row precharge and activation times. the low power d... |
| Description |
Mobile DDR SDRAM 512M
|
| File Size |
1,600.75K /
61 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
