| |
|
 |
Philips
|
| Part No. |
TDA8012M TDA8012M_2 TDA8012
|
| OCR Text |
... 2 input noise filter input key pulse input AFC and carrier detector output AFC offset input
PD(neg) IFI1 IFI2 GND V CC AGCO 4 5
ndbook, h...controlled IF amplifier (TDA8011T or TDA8010M) to ensure a stable PLL demodulation characteristic. A... |
| Description |
Low power PLL FM demodulator for satellite TV receivers
From old datasheet system
|
| File Size |
73.40K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Zarlink
|
| Part No. |
VP536 VP536A
|
| OCR Text |
... pins as shown in Table 1. (VS) pulse signals. The HS and VS signals are negative true pulses coincident with the sync pulses in the output ...controlled by the state of theCTRLA1, CTRLA2 and CTRLA3 pins as shown in Table 2. The RGB input data... |
| Description |
NTSC/PAL Digital Video Encoder
From old datasheet system
|
| File Size |
167.64K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
MT8940 118
|
| OCR Text |
...1.544 MHz locked to input frame pulse Sources CEPT (30+2) Digital Trunk/ST-BUS clock and timing signals locked to internal or external 8 kHz...controlled by ENC4o (pin 9). Ground (0 Volt) Clock 4.096 MHz- Bidirectional (TTL compatible input an... |
| Description |
ISO-CMOS ST-BUS? FAMILY
From old datasheet system
|
| File Size |
492.69K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
72T20128L6.7BB IDT72T20108L6.7BBI IDT72T20118L6.7BB
|
| OCR Text |
...e when the master reset ( mrs ) pulse is low. in addition, the wsdr pin must be tied high or low. it is not a controlled signal and cannot be changed during fifo operation. write operations can be selected for either single or double data... |
| Description |
256K X 20 OTHER FIFO, 3.8 ns, PBGA208
64K X 20 OTHER FIFO, 3.8 ns, PBGA208
128K X 20 OTHER FIFO, 3.8 ns, PBGA208
|
| File Size |
508.60K /
51 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
