| |
|
 |
on
|
| Part No. |
NB6L16
|
| OCR Text |
...ngle-Ended Input - VBB Output * pecl Mode Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V * NECL Mode Operating Range: VCC = 0 V wi...lvcmos, LVTTL and CML Input Compatible
8 1 SOIC-8 D SUFFIX CASE 751 6L16 ALYW 1
http://onsemi.co... |
| Description |
6GHz/6Gbps 2.5V/3.3V Multi-level Input to Differential LVECL Clock or Data Translator/Receiver/Drive
From old datasheet system
|
| File Size |
112.87K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ONSEMI
|
| Part No. |
MC100EL56D MC100EL56DWR2
|
| OCR Text |
pecl * LVpecl * NECL * TTL * LVTTL/lvcmos * CMOS
http://onsemi.com Prepared by: Paul Shockman ON Semiconductor
APPLICATION NOTE
Objective This application note is intended to provide the basic device selection and connection informat... |
| Description |
5V ECL Dual Differential 2:1 Multiplexer
|
| File Size |
57.83K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC9331
|
| OCR Text |
...rence clock signal Differential pecl reference clock signal PLL feedback signal input, connect to an output Feedback select Reference clock ...lvcmos lvcmos LVpecl LVpecl IOH = -24 mAb IOL = 24 mA IOL = 12 mA
ICCQ Maximum Quiescent Supply C... |
| Description |
3.3V 1:6 VLCMOS PLL Clock Generator
From old datasheet system
|
| File Size |
176.26K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC9229
|
| OCR Text |
pecl Clock Synthesizer
The MPC9229 is a 3.3V compatible, PLL based clock synthesizer targeted for high performance clock generation in mid-...lvcmos compatible control inputs On-chip crystal oscillator for reference frequency generation 3.3V ... |
| Description |
400 MHz Low Voltage pecl Clock Syntheslzer
From old datasheet system
|
| File Size |
164.92K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
AGERE[Agere Systems]
|
| Part No. |
LCK4801
|
| OCR Text |
...hich multiplies the HSTL_CLK or pecl_CLK input frequency to match individual processor clock frequencies. The PLL can be bypassed so that th...lvcmos Ground lvcmos lvcmos lvcmos Differential HSTL Differential HSTL Description 3.3 V power suppl... |
| Description |
Low-Voltage HSTL Differential Clock
|
| File Size |
71.45K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
