|
|
 |
Sanyo Electric Co., Ltd.
|
Part No. |
LC866548
|
OCR Text |
... input/output port programmable nibble unit : 1 port (8 terminals : port 0) (when the n-channel open drain output is selected, the data in a bit can be inputted.) input/output port programmable in a bit : 1 port (8 terminals : port 3)... |
Description |
8-Bit Single Chip Microcontroller 8位单片机微控制器
|
File Size |
643.65K /
21 Page |
View
it Online |
Download Datasheet
|
|
|
 |
SPT
|
Part No. |
SPT574
|
OCR Text |
...three-state buffers and control nibble a nibble b nibble c 12-bit sar + - comp clock offset/gain trim control logic 12-bit capacitance dac sts a oce agnd 20 v in 12/8 cs r/c ref ref out 10 v in bip off output signal processing technologies,... |
Description |
COMPLETE 12-BIT uP COMPATIBLE A/D CONVERTER
|
File Size |
110.63K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY7C1422AV18-167BZXC CY7C1423AV18 CY7C1423AV18-167BZXC
|
OCR Text |
...). nws [1:0] input- synchronous nibble write select 0, 1 ? active low (cy7c1422av18 only) . sampled on the rising edge of the k and k clocks during write operations. used to sele ct which nibble is written into the device during the cu... |
Description |
36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
|
File Size |
249.34K /
23 Page |
View
it Online |
Download Datasheet
|
|
|
 |
IDT
|
Part No. |
IDT77V106L25TFI IDT77V106L25TFI8
|
OCR Text |
...iver- descrambler pseudo-random nibble generators (prng) to their initial states. the following cell illustrates the insertion of a start-of-cell command without scrambler/descrambler reset. during this cell?s transmission, an 8khz timing s... |
Description |
1 Channel 25/51Mbps, PHY, U1
|
File Size |
253.74K /
27 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|