|
|
 |
Micron
|
Part No. |
MT16JTF1G64AZ MT16JTF25664AZ MT16JTF51264AZ
|
OCR Text |
...ode register (mr0, mr1, mr2, or mr3) is loaded during the load mode command. ckx, ckx# input clock: differential clock inputs. all control, command, and address input signals are sampled on the crossing of the positive edge of ck and the n... |
Description |
DDR3 SDRAM UDIMM
|
File Size |
432.62K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
 |
|
Part No. |
MT41K256M4JP-125G
|
OCR Text |
...ode register (mr0, mr1, mr2, or mr3) is loaded during the load mode command. ba[2:0] are referenced to v refca . ck, ck# input clock: ck and ck# are differential clock inputs. all address and control input signals are sampled on the crossi... |
Description |
256M X 4 DDR DRAM, PBGA78
|
File Size |
446.14K /
21 Page |
View
it Online |
Download Datasheet
|
|
|
 |
|
Part No. |
MT41J1G4THD-187ED MT41J1G4THU-187A MT41J1G4THU-15A
|
OCR Text |
...de register (mr0, mr1, mr2, or mr3) is loaded during the load mode command. ba[2:0] are referenced to v refca . ck, ck# input clock: ck and ck# are differential clock inputs. all control, command, and address input signals are sample... |
Description |
1G X 4 DDR DRAM, PBGA78 1G X 4 DDR DRAM, PBGA82
|
File Size |
455.67K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
|
Part No. |
MT41J1G4THD-15 MT41J512M8THD-187E MT41J512M8THD-15
|
OCR Text |
...de register (mr0, mr1, mr2, or mr3) is loaded during the load mode command. ba[2:0] are referenced to v refca . ck, ck# input clock: ck and ck# are differential clock inputs. all control, command, and address input signals are sample... |
Description |
64M X 4 DDR DRAM, 1.5 ns, PBGA78 32M X 8 DDR DRAM, 1.87 ns, PBGA78 32M X 8 DDR DRAM, 1.5 ns, PBGA78
|
File Size |
455.80K /
14 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|