| |
|
 |
CMLMICRO[CML Microcircuits]
|
| Part No. |
MX619J MX619
|
| OCR Text |
...r or externally injected in the 8 to 64kbps range. The sampling clock frequency is output for the synchronization of external circuits. The ...bit algorithm. The device may be placed in standby mode by selecting Powersave. A reference 1.024MHz... |
| Description |
Delta Modulation Codec meets EUROCOM D1-IA8
|
| File Size |
277.63K /
16 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
CMLMICRO[CML Microcircuits]
|
| Part No. |
MX629J MX629
|
| OCR Text |
...r or externally injected in the 8 to 64kbps range. The sampling clock frequency is output for the synchronization of external circuits. The ...bit algorithm. The device may be placed in standby mode by selecting Powersave. A reference 1.024MHz... |
| Description |
DELTA MODULATION CODEC meets Mil-Std-188-113
|
| File Size |
355.68K /
16 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1543V18-300BZI CY7C1545V18-375BZI
|
| OCR Text |
... 2.0 cycles: cy7c1541v18 ? 8m x 8 cy7c1556v18 ? 8m x 9 cy7c1543v18 ? 4m x 18 cy7c1545v18 ? 2m x 36 functional description the cy7c1541v18, c...bit words (cy7c1541v18), 9-bit words (cy7c1556v18), 18-bit words (cy7c1543v18), or 36-bit words (cy7... |
| Description |
72-Mbit QDRII SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 4M X 18 QDR SRAM, 0.45 ns, PBGA165 72-Mbit QDRII SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 2M X 36 QDR SRAM, 0.45 ns, PBGA165
|
| File Size |
453.24K /
28 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|