

SDRAM AS4SD32M16

512Mb: 32 Meg x 16 SDRAM

Synchronous DRAM Memory

FEATURES

- Full Military temp (-55°C to 125°C) processing available
- Configuration: 32 Meg x 16 (8 Meg x 16 x 4 banks)
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- · Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8 or full page
- Auto Precharge, includes CONCURRENT AUTO PRECHARGE and Auto Refresh Modes
- Self Refresh Mode (IT & ET)
- 64ms, 8,192-cycle refresh (IT)
- 24ms 8,192 cycle refresh (XT)
- WRITE Recovery ($t_{WR} = "2 \text{ CLK}"$)
- LVTTL-compatible inputs and outputs
- Single $+3.3V \pm 0.3V$ power supply

OPTIONS

MARKING

- Plastic Package
 54-pin TSOPII (400 mil)
 DG No. 901 (Pb/Sn finish or RoHS available)
- Timing (Cycle Time)
 7.5ns @ CL = 3 (PC133) o r -75
 10ns @ CL = 2 (PC100)
- Operating Temperature Ranges

 -Industrial Temp (-40°C to 85° C)
 -Enhanced Temp (-40°C to +105°C)
 ET
 -Military Temp (-55°C to 125°C)

PIN ASSIGNMENT

(Top View)

54-Pin TSOP

VDD 🖂	1.	\bigcirc	54	Ь	Vss
	2		53		DQ15
VDDQ II	3	1	52		VssQ
DQ1 III	4	1	51		DQ14
DQ2 III	5	1	50		DQ13
VssQ 🖽	6	4	49		VDDQ
DQ3 III	7	1	48		DQ12
DQ4 III	8	4	47		DQ11
VDDQ III	9	4	46		VssQ
DQ5 III	10	4	45		DQ10
DQ6 III	11	4	44	Ш	DQ9
VssQ 🖽	12	4	43	F	VDDQ
DQ7 III	13	4	42		DQ8
VDD 🗆	14	4	41		Vss
DQML III	15	4	40		NC
WE\ LL	16		39		DQMH
CAS\ III	17		38		CLK
RAS\ [1]	18		37		CKE
	19		36	Ш	A12
BAO III	20		35		A11
BA1 LL	21		34	Ш	A9
A10 Ц	22		33		A8
A0 LL	23		32	Ш	A7
A1 🛄	24		51		A6
A2 [1]	25	-	0	Щ	A5
A3 LL	26	4	29	Ш	A4
VDD LLL	2/	\cap '	8	ш	VSS

32 Meg x 16						
Configuration	8 Meg x 16 x 4 banks					
Refresh Count	8K					
Row Addressing	8K (A0-A12)					
Bank Addressing	4 (BA0, BA1)					
Column Addressing	1024 (A0-A9)					

Note: "\" indicates an active low.

KEY TIMING PARAMETERS

S	PEED	CLOCK	ACCES	S TIME	SETUP	HOLD
G	RADE	FREQUENCY	CL = 2**	CL = 3**	TIME	TIME
	-75	133 MHz	-	5.4ns	1.5ns	0.8ns
	-75	100 MHz	6ns	-	1.5ns	0.8ns

*Off-center parting line

**CL = CAS (READ) latency

For more products and information please visit our web site at *www.micross.com*



transforming specialty electronics

GENERAL DESCRIPTION

The 512Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 536, 870, 912 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 67,108,864-bit banks is organized as 8,192 rows by 1024 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The 512Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random operation. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.

The 512Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.



FUNCTIONAL BLOCK DIAGRAM



SDRAM AS4SD32M16

transforming specialty electronics

PIN DESCRIPTIONS

PIN NUMBER	SYMBOL	TYPE	DESCRIPTION
38	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
37	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SLEF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
19	CS\	Input	Chip Select: CS\ enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS\ is registered HIGH. CS\ provides for external bank selection on systems with multiple banks. CS\ in considered part of the command code.
16, 17, 18	WE CAS RAS\	Input	Command Inputs: WE CAS\ and RAS\ (along with CS\) define the command being entered.
15, 39	DQML, DQMU	Input	Input/Output Mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DWM is sampled HIGH during a WRITE cycle. The outptu buffers are placed in a High-Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle. DQML corresponds to DQ0-DQ7 and DQMH corresponds to DQ8-DQ15. DQML and DQMH are considered same state when referenced as DQM.
20, 21	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
23-26, 29-34, 22, 35, 36	A0 - A12	Input	Address Inputs: A0-A12 are sampled during the ACTIVE command (row address A0-A12) and READ/WRITE command (column-address A0-A8; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be prechaged (A10 [HIGH]) or bank selected by (A10 [LOW]). The address inputs also provide the op-code during LOAD MODE REGISTER COMMAND.
2, 4, 5, 7, 8, 10, 11, 13, 42,	DQ0 - DQ15	I/O	Data Input/Output: Data bus
44, 40, 47, 40, 50, 51, 53	NC		No Connect: This pin should be left unconnected.
3, 9, 43, 49	V _{DD} Q	Supply	DQ Power: Isolated DQ power to the die for improved noise immunity.
6, 12, 46, 52	V _{SS} Q	Supply	DQ Ground: Isolated DQ ground to the die for imporved noise immunity.
1, 14, 27	V _{DD}	Supply	Power Supply: +3.3V ±0.3V
28, 41, 54	V _{SS}	Supply	Ground



transforming specialty electronics

FUNCTIONAL DESCRIPTION

In general, the 512Mb SDRAMs are quad-bank DRAMs that operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 134,217,728-bit banks is organized as 8,192 rows by 1024 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0 - A12 select the row). The address bits (A0 - A9) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a COM-MAND INHIBIT or NOP. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the $100\mu s$ delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be preformed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.

Register Definition MODE REGISTER

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Figure 1. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0 - M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4 - M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use. Address A12 (M12) is undefined but should be driven LOW during loading of the mode register.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Burst Length

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a fullpage burst is available for the sequential types. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The clock is uniquely selected by A1-A8 when the burst length is set to two; by A2-A8 when the burst length is set to four, and by A3-A8 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, shown in table 1.



FIGURE 1: Mode Register Definition



TABLE 1: Burst Definition

BURST	STARTING			ORDER OF ACCESS	SES WITHIN A BURST
LENGTH	COI	LUM	Ν	TYPE = SEQUENTIAL	TYPE = INTERLEAVED
			A0		
2			0	0-1	0-1
			1	1-0	1-0
		A1	A0		
		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	A2	A1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1-	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
E.JI				Cn, Cn+1, Cn+2, Cn+3,	
Full Dogo	n=A	40-A	8	Cn+4	Not Cupported
rage	(locat	ion ()-y)	Cn-1,	Not Supported
(y)			• ·	Cn	

NOTES:

1. For full-page access: y=512

2. For a burst length of two, A1-A8 select the block-of-two burst;

A0 selects the starting column within the block.

3. For a burst length of four, A2-A8 select the block-of-four burst;

A0-A1 selects the starting column within the block.

4. For a burst length of eight, A3-A8 select the block-of-eight burst; A0-A2 selects the starting column within the block.

5. For a full-page burst, the full row is selected and A0-A8 select the starting column.

6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

7. For a burst length of one, A0-A8 select the unique column to be accessed, and mode register bit M3 is ignored.



transforming specialty electronics

CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 2. Table 2 below indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

Test modes are reserved states should not be used because unknown operation or incompatibility with future versions may result.

Write Burst Mode

When M9=0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9=1, the programmed burst length applies to READ bursts, but write accesses are single-location (non-burst) accesses.

FIGURE 2: CAS Latency



TABLE 2: CAS Latency

	ALLOWABLE OPERATING						
ODEED	FREQUENCY (MHz)						
SPEED	CAS	CAS					
	LATENCY = 2	LATENCY = 3					
-75	<u><</u> 100	<u><</u> 133					



COMMANDS

Truth Table 1 provides a quick reference of available commands. This is followed by a written description of each command. Three additional Truth Tables appear following the Operation section; these tables provide current state/next state information.

COMMAND INHIBIT

The COMMAND INHIBIT function prevents new commands from being executed by the SDRAM, regardless of whether the CLK signal is enabled. The SDRAM is effectively deselected. Operations already in progress are not affected.

NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to an SDRAM which is selected (CS\ is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

LOAD MODE REGISTER

The mode register is loaded via inputs A0-A11 (A12 should be driven LOW). See mode register heading in the Register Definition section. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until t_{MRD} is met.

SDRAM AS4SD32M16

ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A12 selects the row. The row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Read data appears on the DQs subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQs will be High-Z two clocks later; if the DQM signal was registered LOW, the DQs will provide valid data.

WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs

TRUTH TABLE 1: COMMANDS AND DQM OPERATION¹

FUNCTION	CS\	RAS\	CAS\	WE\	DQM	ADDR	DQs	NOTES
COMMAND INHIBIT (NOP)	Н	Х	Х	Х	Х	Х	Х	
NO OPERATION (NOP)	L	H	H	Н	Х	Х	Х	
ACTIVE (Select bank and activate row)	L	L	Н	Н	Х	Bank/Row	Х	3
READ (Select bank and column, and start READ burst)	L	Н	L	Н	L/H ⁸	Bank/Col	Х	4
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	L/H ⁸	Bank/Col	Valid	4
BURST TERMINATE	L	H	H	L	Х	Х	Active	
PRECHARGE (Deactivate row in bank or banks)	L	L	H	L	Х	Code	Х	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	Х	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Х	Op-Code	Х	2
Write Enable/Output Enable	-	-	-	-	L	-	Active	8
Write Inhibit/Output High-Z	-	-	-	-	Н	-	High-Z	8

NOTE:

1. CKE is HIGH for all commands shown except SELF REFRESH.

2. A0-A11 define the op-code written to the mode register, and A12 should be driven LOW.

3. A0-A12 provide row address, and BA0, BA1 determine which bank is made active.

4. A0-A9 provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to.

5. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are "Don't Care."

6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.

7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.

8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).



transforming specialty electronics

WRITE (continued)

selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (t_{RP}) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, an in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

AUTO PRECHARGE

Auto precharge is a feature which performs the same individual-bank PRECHARGE functions described above, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A PRECHARGE of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where AUTO PRECHARGE does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time

 (t_{RP}) is completed. This is determined as if an explicit PRE-CHARGE command was issued at the earliest possible time, as described for each burst type in the Operation section of this data sheet.

BURST TERMINATE

The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated, as shown in the Operation section of this data sheet.

AUTO REFRESH

AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS\-BEFORE-RAS\ (CBR) REFRESH in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be precharged prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum t_{RP} has been met after the PRECHARGE command as shown in the Operations section.

The addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The 512Mb SDRAM requires 8,192 AUTO REFRESH cycles every 64ms (t_{REF}), regardless of width operation. Providing a distributed AUTO REFRESH command every 7.81µs will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 8,192 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate (t_{RFC}), once every 64ms (24ms for XT version).

SELF REFRESH (IT & ET Temp options ONLY)

The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the SDRAM retains data without external clocking. The SELF REFRESH command is initiated like and AUTO REFRESH command except CKE is disabled (LOW). Once the SELF REFRESH command is registered, all the inputs to the SDRAM become "Don't Care" with the exception of CKE, which must remain LOW.

Once self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to tRAS and may remain in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. Once CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for tXSR because time is required for the completion of any internal refresh in progress.

Upon exiting the self refresh mode, AUTO REFRESH commands must be issued every 7.81µs or less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter. The SELF REFRESH and AUTO REFRESH option are available with the IT and ET temperature options. They are not available with the XT temperature options.



OPERATION BANK/ROW ACTIVATION

Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be "opened." This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Figure 3).

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the t_{RCD} specification. t_{RCD} (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a tRCD specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in Figure 4, which covers any case where $2 < t_{RCD}$ (MIN)/ $t_{CK} \leq 3$. (The same procedure is used to convert other specification limits from time units to clock cycles.)

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by t_{PC} .

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by t_{RPD} .

FIGURE 3: Activating a Specific Row in a Specific Bank

SDRAM

AS4SD32M16



FIGURE 4: Example - Meeting t_{RCD} (MIN) When 2 < t_{RCD} (MIN)/ $t_{CK} \le 3$



SDRAM AS4SD32M16

transforming specialty electronics

READs

READ bursts are initiated with a READ command, as shown in Figure 5.

The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 6 shows general timing for each possible CAS latency setting.

Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to the start address and continue.)

Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a complete burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 7 for CAS latencies of two and three; data element n+3is either the last of a burst of four or the last desired of a longer burst. The 512Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed random read accesses can be performed to the same bank, as shown in Figure 8, or each subsequent READ may be performed to different bank.

FIGURE 5: READ Command



FIGURE 6: CAS Latency





FIGURE 7: Consecutive READ Bursts





FIGURE 8: Random READ Accesses





transforming specialty electronics

Data from any READ burst may be truncated with a subsequent WRITE command, and data from a fixed-length READ burst may be immediately followed by data from a WRITE command (subject to bus turn-around limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

The DQM input is used to avoid I/O contention, as shown in Figures 9 and 10. The DQM signal must be asserted (HIGH) at least two clocks prior to the write command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the DQM signal; provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4 in Figure 10, the WRITEs at T5 and T7 would be valid, while the WRITE at T6 would be invalid.

The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 9 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure 10 shows the case where the additional NOP is needed.

A fixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where *x* equals the CAS latency minus one. This is shown in Figure 11 for each possible CAS latency; data element *n*+3 is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until t_{RP} is met. Note that part of the row precharge time is hidden during the access of the last data element(s).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMI-NATE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 12 for each possible CAS latency; data element n+3 is the last desired data element of a longer burst.

τ1 T2 Т3 Τ4 TO CLK DQM NOP WRITE COMMAND READ NO ADDRESS COLD **t**CK ΨIZ Dour / Din b DO tos A CAS latency of three is used for illustration. The READ NOTE:

NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a burst of one is used, then DQM is not required.

FIGURE 10: READ to WRITE With Extra Clock Cycle



FIGURE 9: READ to WRITE



FIGURE 11: READ to PRECHARGE





FIGURE 12: Terminating a READ Burst





transforming specialty electronics

WRITEs

WRITE bursts are initiated with a WRITE command, as shown in Figure 13.

The starting column and blank addresses are provided with the WRITE command, an auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will be ignored (see Figure 14). A full-page burst will continue until terminated. (At the end of the page, it will wrap to the start address and continue.) Data for any WRITE burst may be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command. An example is shown in Figure 15. Data n+1 is either the last of a burst of two or the last desired of a longer burst. The 512Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 16, or each subsequent WRITE may be preformed to a different bank.

FIGURE 14: WRITE Burst





NOTE: Burst length = 2. DQM is LOW.

FIGURE 15: WRITE to WRITE



AS4SD32M16 Rev. 2.0 10/13



transforming specialty electronics

Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixed-length WRITE burst may be immediately followed by a READ command. Once the READ command is registered, the data inputs will be ignored, and WRITEs will not be executed. An example is shown in Figure 17. Data n+1 is either the last of a burst of two or the last desired of a longer burst.

Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued t_{WR} after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a t_{WR} of at least one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and

the clock edge coincident with, the PRECHARGE command. An example is shown in Figure 18. Data n+1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. The precharge can be issued coincident with the first coincident clock edge (T2 in Figure 18) on an A1 Version and with the second clock on an A2 Version (Figure 18).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that is requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

FIGURE 16: Random WRITE Cycles



FIGURE 17: WRITE to READ



NOTE: The WRITE command may be to any bank, and the READ command may be to any bank. DQM is LOW. CAS latency = 2 for illustration.

FIGURE 18: WRITE to PRECHARGE





Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncate a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 19, where data *n* is the last desired data element of a longer burst.

PRECHARGE

The PRECHARGE command (see Figure 20) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (t_{RP}) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, prior to any READ or WRITE commands being issued to that bank.

FIGURE 19: Terminating a WRITE



NOTE: DQMs are LOW.

POWER-DOWN

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if powerdown occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power saving while in standby. The device may not remain in the power-down state longer then the refresh period (64ms) since no refresh operations are performed in this mode.

SDRAM

AS4SD32M16

The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting tCKS). See Figure 21.

FIGURE 20: PRECHARGE Command



FIGURE 21: Power-Down



Micross Components reserves the right to change products or specifications without notice.



transforming specialty electronics

CLOCK SUSPEND

The clock suspend mode occurs when a column access/ burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, "freezing" the synchronous logic.

For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspected internal clock edge is ignored; any data present on the DQ pins remains driven; and burst counters are not incremented, as long as the clock is suspended. (See examples in Figure 22 and 23).

Clock suspend more is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

BURST READ/SINGLE WRITE

The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).

FIGURE 22: Clock Suspend During WRITE Burst



FIGURE 23: Clock Suspend During READ Burst





transforming specialty electronics

CONCURRENT AUTO PRECHARGE

An access command (READ or WRITE) to another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports CONCURRENT AUTO PRECHARGE. Micross SDRAMs support CONCURRENT AUTO PRECHARGE. Four cases where CONCURRENT AUTO PRECHARGE occurs are defined below.

READ with Auto Precharge

1. Interrupted by a READ (with or without auto precharge); A READ to bank m will interrupt a READ on bank n, CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered (Figure 24).

2. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Figure 25).

FIGURE 24: READ With Auto Precharge Interrupted by a READ



FIGURE 25: READ With Auto Precharge Interrupted by a WRITE



DON'T CARE



SDRAM AS4SD32M16

WRITE with Auto Precharge

3. Interrupted by a READ (with or without auto precharge); A READ to bank *m* will interrupt a WRITE on bank *n* when registered, with the data-out appearing CAS latency later. The

PRECHARGE to bank *n* will begin after t_{WR} is met, where t_{WR} begins when the READ to bank *m* is registered. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m* (Figure 26).

4. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank *m* will interrupt a WRITE on bank *n* when registered. The PRECHARGE to bank *n* will begin after t_{WR} is met, where t_{WR} begins when the WRITE to bank *m* is registered. The last valid data WRITE to bank *n* will be data registered one clock prior to the WRITE to bank *m* (Figure 26).

FIGURE 26: WRITE With Auto Precharge Interrupted by a READ



FIGURE 27: WRITE With Auto Precharge Interrupted by a WRITE





TRUTH TABLE 2: CKE^{1,2,3,4}

CKEn-1	CKEn	CURRENT STATE	COMMANDn	ACTIONn	NOTES
		Power-Down	Х	Maintain Power-Down	
L	L	Self Refresh	Х	Maintain Self Refresh	
		Clock Suspend	Х	Maintain Clock Suspend	
		Power-Down	COMMAND INHIBIT or NOP	Exit Power-Down	5
L	Н	Self Refresh	COMMAND INHIBIT or NOP	Exit Self Refresh	6
		Clock Suspend	Х	Exit Clock Suspend	7
		All Banks Idle	COMMAND INHIBIT or NOP	Power-Down Entry	
Н	L	All Banks Idle	AUTO REFRESH	Self Refresh Entry	
		Reading or Writing	VALID	Clock Suspend Entry	
Н	Н		See Truth Table 3		

NOTES:

1. CKE_n is the logic state of CKE at clock edge *n*; CKE_{n-1} was the state of CKE at the previous clock edge. 2. Current state is the state of the SDRAM immediately prior to clock edge *n*.

3. COMMAND_n is the command registered at clock edge n, and ACTION_n is a result of COMMAND_n.

4. All states and sequences not shown are illegal or reserved.

5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n+1 (provided that t_{CKS} is met).

6. Exiting self refresh at clock edge n will put the device in the all banks idle state once t_{XSR} is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the t_{XSR} period. A minimum of two NOP commands

must be provided during t_{xsr} period.

7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n+1.



TRUTH TABLE 3: CURRENT STATE BANK n, COMMAND TO BANK n^{1,2,3,4,5,6}

CURRENT STATE	CS\	RAS\	CAS\	WE\	COMMAND (ACTION)	NOTES
	Н	Х	Х	Х	COMMAND INHIBIT (NOP/Continue previous operation)	
ANT	L	Н	Н	Н	NO OPERATION (NOP/Continue previous operation)	
	Ц	L	Н	H	ACTIVE (Select and active row)	
Idlo	L	L	L	Η	AUTO REFRESH	7
IUIE	Ц	L	L	Ц	LOAD MODE REGISTER	7
		L	Н		PRECHARGE	11
Row Active	L	Н	L	Н	READ (Select column and start READ burst)	10
		Н	L		WRITE (Select column and start WRITE burst)	10
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	8
Road	L	Н	L	Н	READ (Select column and start new READ burst)	10
(Auto Prochargo	L	Н	L	L	WRITE (Select column and start WRITE burst)	10
(Auto Flecharge Disabled)	L	L	Н	L	PRECHARGE (Truncate READ burst, start PRECHARGE)	8
Disabled)	L	Н	Н	L	BURST TERMINATE	9
\\/rito	L	Н	L	Н	READ (Select column and start READ burst)	10
VVIILE	L	Н	L	L	WRITE (Select column and start new WRITE burst)	10
(Auto Frecharge Disabled)	L	L	Н	L	PRECHARGE (Truncate WRITE burst, start PRECHARGE)	8
Disableuj	L	Н	Η	L	BURST TERMINATE	9

NOTES:

1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after t_{XSR} has been met (if the previous state was self refresh).

2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.

3. Current state definitions:

Idle:	The bank has been precharged, and t _{RP} has been met.
Row Active:	A row in the bank has been activated, and t _{RCD} has been met. No data bursts/accesses and no register accesses are in progress
Read.	A READ burst has been initiated with auto precharge disabled and has not vet terminated or been
	terminated.
Write:	A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or
	been terminated.
4. The following states m	ust not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP com-
	and the structure bould be immediate and the second structure designs devices determined and the structure bala

mands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

Precharging:	Starts with registration of a PRECHARGE command and ends when t_{RP} is met. Once t_{RP} is met, the bank will be in the idle state.
Row Activating:	Starts with registration of an ACTIVE command and ends when t_{RCD} is met. Once t_{RCD} is met, the bank will be in the row active state.
Read w/ Auto	
Precharge Enabled:	Starts with registration of a READ command with auto precharge enabled and ends when t_{RP} has
	been met. Once t_{pp} is met, the bank will be in the idle state.
Write w/ Auto	Λſ
Precharge Enabled:	Starts with registration of a WRITE command with auto precharge enabled and ends when t _{RP} has
	been met. Once t _{RP} is met, the bank will be in the idle state.



NOTES (continued):

5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

Refreshing:	Starts with registration of an AUTO REFRESH command and ends when t_{RC} is met. Once t_{RC} is met, the SDRAM will be in the all banks idle state.
Accessing Mode	
Register:	Starts with registration of a LOAD MODE REGISTER command and ends when t _{MRD} has been
	met. Once t_{MRD} is met, the SDRAM will be in the all banks idle state.
Precharging All:	States with registration of a PRECHARGE ALL command and ends when t_{RP} is met. Once t_{RP} is met, all banks will be in the idle state.

6. All states and sequences not shown are illegal or reserved.

7. Not bank-specific; requires that all banks are idle.

8. May or may not be bank-specific; if all banks are to be precharged, all must be in valid state for precharging.

9. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.

10. READs or WRITEs listed in the Command column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.

11. Does not affect the state of the bank and acts as a NOP to that bank.



TRUTH TABLE 4: CURRENT STATE BANK n, COMMAND TO BANK m^{1,2,3,4,5,6}

CURRENT STATE	CS\	RAS\	CAS\	WE\	COMMAND (ACTION)	NOTES
Δηγ	Н	Х	Х	Х	COMMAND INHIBIT (NOP/Continue previous operation)	
Any L H H H NO OPERATION (NOP/Continue prev		NO OPERATION (NOP/Continue previous operation)				
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank <i>m</i>	
Row Activating	L	L	Н	Н	ACTIVE (Select and active row)	
Active or	L	Н	L	Н	READ (Select column and start READ burst)	7
Procharging	L	Н	L	L	WRITE (Select column and start WRITE burst)	7
Frecharging	L	L	Н	L	PRECHARGE	
Road	L	L	Н	Н	ACTIVE (Select and active row)	
(Auto Prochargo	L	Н	L	Η	READ (Select column and start new READ burst)	7, 10
(Auto Flecharge Disabled)	L	Н	L	L	WRITE (Select column and start WRITE burst)	7, 11
Disabled)	L	L	Н	L	PRECHARGE	9
W/rito	L	L	Н	Н	ACTIVE (Select and active row)	
(Auto Prochargo	L	Н	L	Н	READ (Select column and start READ burst)	7, 12
(Auto Flecharge Disabled)	L	Н	L	L	WRITE (Select column and start new WRITE burst)	7, 13
Disabled)	L	L	Н	L	PRECHARGE	9
Boad	L	L	Н	Η	ACTIVE (Select and active row)	
		Н	L	H	READ (Select column and start new READ burst)	7, 8, 14
(with Auto Prochargo)		Н	L	L	WRITE (Select column and start WRITE burst)	7, 8, 15
Fiecharge)	Ц	L	Н	L	PRECHARGE	9
W/rito	L	L	Н	Н	ACTIVE (Select and active row)	
	L	Н	L	Η	READ (Select column and start READ burst)	7, 8, 16
(with Auto Prochargo)	L	Н	L	L	WRITE (Select column and start new WRITE burst)	7, 8, 17
riecharye)	L	L	Η	L	PRECHARGE	9

NOTES:

1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after t_{XSR} has been met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted; i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.

3. Current state definitions:

Idle. The bank has been precharged, and t_{RP} has been met. Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress. A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been Read: terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Read w/ Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank will be in the idle state. Write w/ Auto Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when t_{RP} has been met. Once t_{pp} is met, the bank will be in the idle state.

4. AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle. 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.

6. All states and sequences not shown are illegal or reserved.



NOTES (continued):

5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.

6. All states and sequences not shown are illegal or reserved.

7. READs or WRITEs to bank *m* listed in the Command column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.

8. CONCURRENT AUTO PRECHARGE: bank *n* will initiate the auto precharge command when its burst has been interrupted by bank *m*'s burst.

9. Burst in bank *n* continues as initiated.

10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank *n*, CAS latency later (Figure 7).

11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered (Figures 9 and 10). DQM should be used one clock prior to the WRITE command to prevent bus contention.

12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered (Figure 17), with the data-out appearing CAS latency later. The last valid WRITE to bank n will be data-in registered one clock prior to the READ on bank m.

13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered (Figure 15). The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.

14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered (Figure 25).

15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Figure 25).

16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after t_{WR} is met, where t_{WR} begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (Figure 26).

17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the WRITE on bank *n* when registered. The PRECHARGE to bank *n* will begin after t_{WR} is met, where t_{WR} begins when the WRITE to bank *m* is registered. The last valid WRITE to bank *n* will be data registered one clock prior to the WRITE to bank *m* (Figure 27).



ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{DD} , V _{DD} Q Supply	
Relative to V _{ss}	-0.5V to +4.6V
Voltage on Inputs, NC or I/O Pins	
Relative to V _{ss}	-0.5V to +4.6V
Operating Temperature, T_A (IT)	40°C to +85°C
Operating Temperature, T _A (ET)	40°C to +105°C
Operating Temperature, T _A (XT)	55° C to $+125^{\circ}$ C
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

SDRAM

AS4SD32M16

**Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow, and humidity (plastics).

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS^{1,5,6}

 $(V_{DD}, V_{DD}Q = +3.3V \pm 0.3V)$ PARAMETER SYMBOL MIN MAX UNITS NOTES Supply Voltage V_{DD}, V_{DD}Q 3 3.6 V Input High Voltage: Logic 1; All inputs V_{IH} V_{DD}+ 0.3 V 2.2 22 V_{IL} Input Low Voltage: Logic 0; All inputs -0.3 0.8 V 22 Input Leakage Current: Any input $0V \le V_{IN} \le V_{DD}$ I_L -5 5 μA (All other pins not under test = 0V) Output Leakage Current: DQs are disabled: -5 5 μA loz $0V \le V_{OUT} \le V_{DD}Q$ Output Levels: V VOH 2.4 Output High Voltage ($I_{OUT} = -4mA$) Output Low Voltage (I_{OUT} = 4mA) V VOL 0.4 ---

I_{DD} SPECIFICATIONS AND CONDITIONS^{1,5,6,11,13} (V_{DD} , $V_{DD}Q = +3.3V \pm 0.3V$)

PARAMETER	SYMBOL	MAX (-75)	UNITS	NOTES	
Operating Current: Active Mode; Burst = 2; READ or WRITE; t _{RC} = t _{RC} (MIN)		I _{DD1}	140	mA	3, 18, 19, 32
Standby Current: Power-Down Mode; All banks idle; CKE = LOW			5	mA	32
Standby Current: Active Mode; CKE = HIGH; CS\ = HIGH; All banks active after t _{RCD} met; No accesses in progress			50	mA	3, 12, 19, 32
Operating Current: Burst Mode; Continuous READ or WRITE: All banks active	Burst;	I _{DD4}	150	mA	3, 18, 19, 32
Auto Refresh Current	t _{RFC} = t _{RFC} (MIN)	I _{DD5}	300	mA	3, 12, 18, 19
CS\ = HIGH; CKE = HIGH	t _{RFC} = 7.81 μs	I _{DD6}	6	mA	32, 33
SELF REFRESH CURRENT: CKE < 0.2V		I _{DD7}	6	mA	4, 35



CAPACITANCE²

PARAMETER	SYM	MIN	MAX	UNITS	NOTES
Input Capacitance: CLK	C _{I1}	2	4	pF	29
Input Capacitance: All other input-only pins	C _{I2}	2	4	pF	30
Input/Output Capacitance: DQs	C _{IO}	4.0	6.0	pF	31

AC FUNCTIONAL CHARACTERISTICS^{5,6,7,8,9,11}

PARAMETER		SYMBOL	-75	UNITS	NOTES
READ/WRITE command to READ/WRITE command		t _{CCD}	1	t _{CK}	17
CKE to clock disable or power-down entry mode		t _{CKED}	1	t _{CK}	14
CKE to clock enable or power-down exit setup mode		t _{PED}	1	t _{CK}	14
DQM to input data delay		t _{DQD}	0	t _{CK}	17
DQM to data mask during WRITEs		t _{DQM}	0	t _{CK}	17
DQM to data high-impedance during READs		t _{DQZ}	2	t _{CK}	17
WRITE command to input data delay			0	t _{CK}	17
Data-in to ACTIVE command			5	t _{CK}	15, 21
Data-in to PRECHARGE command			2	t _{CK}	16, 21
Last data-in to burst STOP command		t _{BDL}	1	t _{CK}	17
Last data-in to new READ/WRITE command			1	t _{CK}	17
Last data-in to PRECHARGE command			2	t _{CK}	16, 21
LOAD MODE REGISTER command to ACTIVE or REFRESH command			2	t _{CK}	26
Data-out to high-impedance from PRECHARGE command		t _{ROH(3)}	3	t _{CK}	17
		t _{ROH(2)}	2	t _{CK}	17



transforming specialty electronics

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING

CONDITIONS^{5,6,8,9,11}

			-75			
PARAMETER		SYM	MIN	MAX	UNITS	NOTES
Access time from CLK (nos. edge)	CL = 3	t _{AC(3)}		5.4	ns	27
Access time norm CER (pos. edge)	CL = 2	t _{AC(2)}		6	ns	
Address hold time		t _{AH}	0.8		ns	
Address setup time		t _{AS}	1.5		ns	
CLK high-level width		t _{CH}	2.5		ns	
CLK low-level width		t _{CL}	2.5		ns	
Clock evels time	CL = 3	t _{CK(3)}	7.5		ns	23
	CL = 2	t _{CK(2)}	10		ns	23
CKE hold time		t _{CKH}	0.8		ns	
CKE setup time		t _{CKS}	1.5		ns	
CS RAS CAS WE DQM hold time		t _{CMH}	0.8		ns	
CS RAS CAS WE DQM setup time		t _{CMS}	1.5		ns	
Data-in hold time		t _{DH}	0.8		ns	
Data-in setup time		t _{DS}	1.5		ns	
Data out high impodance time	CL = 3	t _{HZ(3)}		5.4	ns	10
	CL = 2	t _{HZ(2)}		6	ns	10
Data-out low-impedance time		t _{LZ}	1		ns	
Data-out hold time (load)		t _{OH}	3		ns	
Data-out hold time (no load)		t _{OHN}	1.8		ns	28
ACTIVE to PRECHARGE command		t _{RAS}	44	80,000	ns	
ACTIVE to ACTIVE command		t _{RC}	66		ns	
ACTIVE to READ or WRITE delay		t _{RCD}	20		ns	
Refresh period (8,192 rows)		t _{REF}		64 / 24	ms	34
AUTO REFRESH period			66		ns	35
PRECHARGE command period			20		ns	
ACTIVE bank a to ACTIVE bank b command		t _{RRD}	15		ns	
Transition time			0.3	1.2	ns	7
WRITE recovery time		t _{WR}	1 CLK + 7.5ns		ns	24
			15		ns	25
Exit SELF REFRESH to ACTIVE command		t _{XSR}	75		ns	20, 35

Micross Components reserves the right to change products or specifications without notice.

transforming specialty electronics

SDRAM AS4SD32M16

NOTES:

1. All voltages referenced to V_{ss} .

2. This parameter is sampled. \tilde{V}_{DD} , $V_{DD}Q = +3.3V$; f = 1 MHz, $T_A = 25^{\circ}$ C; pin under test biased at 1.4V.

3. I_{DD} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.

4. Enables on-chip refresh and address counters.

5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured: $(0^{\circ}C \le T_A \le +125^{\circ}C \text{ for XT}), (-40^{\circ}C \le T_A \le +85^{\circ}C \text{ for IT}), \text{ and } (-45^{\circ}C \le T_A \le +105^{\circ}C \text{ for ET}).$

6. An initial pause of 100 μ s is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (V_{DD} and $V_{DD}Q$ must be powered up simultaneously. V_{ss} and $V_{ss}Q$ must be at the same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the tREF refresh requirement is exceeded.

7. AC characteristics assume $t_T = 1$ ns.

8. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{II} and V_{IH}) in a monotonic manner.

9. Outputs measured at 1.5V with equivalent load:



10. t_{HZ} defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} . The last valid data element will meet t_{OH} before going High-Z.

11. AC operating and I_{DD} test conditions have $V_{IL} = 0V$ and $V_{IH} = 3.0V$ using a measurement reference level of 1.5V. If the input transition time is longer than 1ns, then the timing is measured from V_{IL} (MAX) and V_{IH} (MIN) and no longer from the 1.5V mid-point.

12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid V_{IH} or V_{IL} levels.

13. I_{DD} specifications are tested after the device is properly initialized.

14. Timing actually specified by t_{CKS} ; clock(s) specified as a reference only at minimum cycle rate.

15. Timing actually specified by t_{wR} plus t_{RP} ; clock(s) specified as a reference only at minimum cycle rate.

16. Timing actually specified by t_{WR} .

17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.

18. The $\rm I_{\rm DD}$ current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.

19. Address transitions average one transition every two clocks.

20. CLK must be toggled a minimum of two times during this period.

21. Based on $t_{CK} = 7.5$ ns for -75.

22. V_{IH} overshoot: V_{IL} (MAX) = $V_{DD}Q$ = 2V for a pulse width \leq 3ns, and the pulse width cannot be greater than one third of the cycle rate. V_{IL} undershoot: V_{IL} (MIN) = -2V for a pulse width \leq 3ns.

23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including t_{WR} , and PRECHARGE commands). CKE may be used to reduce the data rate.

24. Auto precharge mode only. The precharge timing budget (t_{RP}) begins 7.5ns after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.

- 25. Precharge mode only.
- 26. JEDEC and PC100 specify three clock.

27. for -75 at CL = 3 with no load is 4.6ns and is guaranteed by design.

- 28. Parameter guaranteed by design.
- 29. PC100 specifies a maximum of 4pF.
- 30. PC100 specifies a maximum of 5pF.
- 31. PC100 specifies a maximum of 6.5pF.
- 32. CL = 3 and tCK = 7.5 ns.

33. CKE is HIGH during refresh command period t_{RFC} (MIN) else CKE is LOW. The $I_{DD}6$ limit is actually a nominal value and does not result in a fail value.

34. 64ms refresh for IT, ET temperature options, 24ms refresh for XT temperature option.

35. Self refresh mode available for IT and ET only.



INITIALIZE AND LOAD MODE REGISTER²



TIMING PARAMETERS

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{MRD} ³	2		t _{CK}
t _{RFC}	66		ns
t _{RP}	20		ns

*CAS latency indicated in parentheses.

NOTES:

1. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.

2. If CS is HIGH at clock HIGH time, all commands applied are NOP, with CKE a "Don't Care".

3. JEDEC and PC100 specify three clocks

4. Outputs are guaranteed High-Z after command is issued.

5. A12 should be a LOW at $t_p + 1$.



POWER DOWN MODE¹



DON'T CARE

TIMING PARAMETERS

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7		ns

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{CK(2)}	10		ns
t _{СКН}	0.8		ns
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns

*CAS latency indicated in parentheses.

NOTES:

1. Violating refresh requirements during power-down may result in loss of data.





CLOCK SUSPEND MODE1

DON'T CARE

TIMING PARAMETERS

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{AC(3)}		5.4	ns
t _{AC(2)}		6	ns
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{DH}	0.8		ns
t _{DS}	1.5		ns
t _{HZ(3)}		5.4	ns
t _{HZ(2)}		6	ns
t _{LZ}	1		ns
t _{ОН}	3		ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 2, the CAS latency = 3, and auto precharge is disabled.

2. A11 and A12 = "Don't Care"





active banks

TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CKH}	0.8		ns
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{RFC}	66		ns
t _{RP}	20		ns

*CAS latency indicated in parentheses.





TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{RAS}	44	80,000	ns
t _{RP}	20		ns
t _{XSR}	75		ns

*CAS latency indicated in parentheses.

NOTES:

1. No maximum time limit for Self Refresh. $t_{RAS}(MAX)$ applied to non-Self Refresh mode.

2. t_{XSR} requires minimum of two clocks regardless of frequency or timing.



transforming specialty electronics

READ - WITHOUT AUTO PRECHARGE¹



DON'T CARE

TIMING PARAMETERS

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{AC(3)}		5.4	ns
t _{AC(2)}		6	ns
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{СКН}	0.8		ns
t _{CKS}	1.5		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{HZ(3)}		5.4	ns
t _{HZ(2)}		6	ns
t _{LZ}	1		ns
t _{OH}	3		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 4, the CAS latency = 2, and the READ burst is followed by a "manual" PRECHARGE. 2. A11, and A12 = "Don't Care"



transforming specialty electronics

READ - WITH AUTO PRECHARGE¹



DON'T CARE

TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AC(3)}		5.4	ns
t _{AC(2)}		6	ns
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns
t _{CKS}	1.5		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{HZ(3)}		5.4	ns
t _{HZ(2)}		6	ns
t _{LZ}	1		ns
t _{OH}	3		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 4, the CAS latency = 2, and the READ burst is followed by a "manual" PRECHARGE. 2. A11, and A12 = "Don't Care"



SINGLE READ - WITHOUT AUTO PRECHARGE¹



DON'T CARE

TIMING PARAMETERS

	-7		
SYMBOL*	MIN	MAX	UNITS
t _{AC(3)}		5.4	ns
t _{AC(2)}		6	ns
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns
t _{CKS}	1.5		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{HZ(3)}		5.4	ns
t _{HZ(2)}		6	ns
t _{LZ}	1		ns
t _{OH}	3		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 1, the CAS latency = 2, and the READ burst is followed by a "manual" PRECHARGE.

2. A11, and A12 = "Don't Care"

3. PRECHARGE command not allowed else t_{RAS} would be violated.



SINGLE READ - WITH AUTO PRECHARGE¹



DON'T CARE

TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AC(3)}		5.4	ns
t _{AC(2)}		6	ns
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{СКН}	0.8		ns
t _{CKS}	1.5		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{HZ(3)}		5.4	ns
t _{HZ(2)}		6	ns
t _{LZ}	1		ns
t _{OH}	3		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 1, the CAS latency = 2.

2. A11, and A12 = "Don't Care"

3. READ command not allowed else t_{RAS} would be violated.



transforming specialty electronics



DON'T CARE

TIMING PARAMETERS

	-7	-75		
SYMBOL*	MIN	MAX	UNITS	
t _{AC(3)}		5.4	ns	
t _{AC(2)}		6	ns	
t _{AH}	0.8		ns	
t _{AS}	1.5		ns	
t _{CH}	2.5		ns	
t _{CL}	2.5		ns	
t _{CK(3)}	7.5		ns	
t _{CK(2)}	10		ns	
t _{CKH}	0.8		ns	
t _{CKS}	1.5		ns	

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{LZ}	1		ns
t _{OH}	3		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns
t _{RRD}	15		ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 4, the CAS latency = 2. 2. A11, and A12 = "Don't Care"



transforming specialty electronics



Can use BURST TERMINATE command.

UNDEFINED

TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AC(3)}		5.4	ns
t _{AC(2)}		6	ns
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{СКН}	0.8		ns

-75		
MIN	MAX	UNITS
1.5		ns
0.8		ns
1.5		ns
	5.4	ns
	6	ns
1		ns
3		ns
20		ns
	-7 MIN 1.5 0.8 1.5 1.5 1 3 20	75 MIN MAX 1.5

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the CAS latency = 2. 2. A11, and A12 = "Don't Care"

3. Page left open; no t_{RP}.



transforming specialty electronics



READ - DQM OPERATION¹

TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AC(3)}		5.4	ns
t _{AC(2)}		6	ns
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{СКН}	0.8		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{HZ(3)}		5.4	ns
t _{HZ(2)}		6	ns
t _{LZ}	1		ns
t _{OH}	3		ns
t _{RCD}	20		ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 4, the CAS latency = 2. 2. A11, and A12 = "Don't Care"



transforming specialty electronics

WRITE - WITHOUT AUTO PRECHARGE¹



DON'T CARE

	-7	75	
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{СКН}	0.8		ns
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMS}	1.5		ns
t _{DH}	0.8		ns
t _{DS}	1.5		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns
t _{WR}	15		ns

TIMING PARAMETERS

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 4, and the WRITE burst is followed by a "manual" PRECHARGE.

2. 14ns to 15ns is required between $\langle D_{IN} m + 3 \rangle$ and the PRECHARGE command, regardless of frequency.

3. A11, and A12 = "Don't Care"





WRITE - WITH AUTO PRECHARGE¹

DON'T CARE

TIMING PARAMETERS

	-7	75	
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMS}	1.5		ns
t _{DH}	0.8		ns
t _{DS}	1.5		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns
t _{WR}	1 CLK + 7.5ns		

*CAS latency indicated in parentheses.

NOTES:

For this example, the burst length = 4.
 A11, and A12 = "Don't Care"



SINGLE WRITE - WITHOUT AUTO PRECHARGE¹



TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMS}	1.5		ns
t _{DH}	0.8		ns
t _{DS}	1.5		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns
t _{WR}	15		ns

DON'T CARE

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 1, and the WRITE burst is followed by a "manual" PRECHARGE.

2. 14ns to 15ns is required between $< D_{IN} m >$ and the PRECHARGE command, regardless of frequency. With a single write t_{WR} has been increased to meet minimum t_{RAS} requirement. 3. A11, and A12 = "Don't Care"

4. PRECHARGE command not allowed else t_{RAS} would be violated.



transforming specialty electronics



DON'T CARE

TIMING PARAMETERS				
	-7	-75		
SYMBOL*	MIN	MAX	UNITS	
t _{AH}	0.8		ns	
t _{AS}	1.5		ns	
t _{CH}	2.5		ns	
t _{CL}	2.5		ns	
t _{CK(3)}	7.5		ns	
t _{CK(2)}	10		ns	
t _{СКН}	0.8		ns	
t _{CKS}	1.5		ns	
t _{CMH}	0.8		ns	

-75 MIN SYMBOL* MAX UNITS t_{CMS} ns 1.5 ns t_{DH} 0.8 1.5 ns t_{DS} 44 80.000 t_{RAS} ns 66 ns t_{RC} 20 t_{RCD} ns 20 t_{RP} ns 1 CLK + t_{WR} ---7.5ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 1.

2. Requires one clock plus time (7.5ns) with auto precharge or 14ns to 15ns with PRECHARGE.

3. A11, and A12 = "Don't Care"

4. WRITE command not allowed else t_{RAS} would be violated.



transforming specialty electronics



TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CMS}	1.5		ns
t _{DH}	0.8		ns
t _{DS}	1.5		ns
t _{RAS}	44	80,000	ns
t _{RC}	66		ns
t _{RCD}	20		ns
t _{RP}	20		ns
t _{RRD}	15		ns
t _{WR}	Note 2		ns

*CAS latency indicated in parentheses.

NOTES:

1. For this example, the burst length = 4.

2. Requires one clock plus time (7.5ns) with auto precharge or 14ns to 15ns with PRECHARGE.

3. A11, and A12 = "Don't Care"



transforming specialty electronics



WRITE - FULL-PAGE BURST

TIMING PARAMETERS

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{DH}	0.8		ns
t _{DS}	1.5		ns
t _{RCD}	20		ns

*CAS latency indicated in parentheses.

NOTES:

- 1. A11, and A12 = "Don't Care"
- 2. $t_{\rm WR}$ must be satisfied prior to PRECHARGE command.
- 3. Page left open; no t_{RP}.



transforming specialty electronics



TIMING PARAMETERS

	-7	75	
SYMBOL*	MIN	MAX	UNITS
t _{AH}	0.8		ns
t _{AS}	1.5		ns
t _{CH}	2.5		ns
t _{CL}	2.5		ns
t _{CK(3)}	7.5		ns
t _{CK(2)}	10		ns
t _{CKH}	0.8		ns

	-75		
SYMBOL*	MIN	MAX	UNITS
t _{CKS}	1.5		ns
t _{CMH}	0.8		ns
t _{CMS}	1.5		ns
t _{DH}	0.8		ns
t _{DS}	1.5		ns
t _{RCD}	20		ns

*CAS latency indicated in parentheses.

NOTES:

For this example, the burst length = 4.
 A11, and A12 = "Don't Care"



MECHANICAL DEFINITIONS

Micross Case #901 (Package Designator DG)



NOTE: 1. All dimensions in millimeters MAX or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



ORDERING INFORMATION

Device Number	Package Type	Speed	Process
AS4SD32M16DG-75/IT	54-pin TSOPII, PbSn plating	133MHz	Industrial
AS4SD32M16DG-75/ET	54-pin TSOPII, PbSn plating	133MHz	Enhanced
AS4SD32M16DG-75/XT	54-pin TSOPII, PbSn plating	133MHz	Military

*AVAILABLE PROCESSES

IT = Industrial Temperature Range	-40°C to +85°C
ET = Enhanced Temperature Range	-40°C to +105°C
XT = Military Temperature Range	-55°C to +125°C



DOCUMENT TITLE

512Mb: 32 Meg x 16 SDRAM Synchronous DRAM Memory

REVISION HISTORY

<u>Rev #</u> 1.0	History Initial Datasheet Release	Release Date June 2007	<u>Status</u> Preliminary
1.1	Pg.1 Correct Table to reflect correct part orga	March 2008 nization	Preliminary
1.2	Updated with Micross Information	February 2010	Preliminary
1.5	Added DCG Package Added Copper Lead Frame Information	April 2010	Preliminary
1.6	Updated Features & Options - Page 1 Added Theta symbol on page 3 before je Changed all references of IT+ to ET Updated Maximum Ratings - Page 29 Changed T _{RAS} to 80,000 on page 31, 37- & 45-49	April 2010 c -42	Preliminary
1.7	Changed status to release Release	March 2011	
1.8	Updated Timing (Cycle Time) for the PC100 description on page 1 from 7.5 to 10	May 2011	Release
1.9	Deleted low power option for IDD7 on page 29.	December 2011	Release
2.0	Removed Cu-lead frame option	October 2013	Release