## DESCRIPTION

The M37754FFCGP and the M37754FFCHP are single-chip microcomputers designed with high-performance CMOS silicon gate technology, including the internal flash memory. These are housed in 100-pin plastic molded QFP.
These microcomputers have a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing, and the bus interface unit enhances the memory access efficiency to execute instructions fast.
In addition to the 7700 Family basic instructions, the M37754FFCGP and the M37754FFCHP have 6 special instructions which contain instructions for signed multiplication/division; these added instructions improve the servo arithmetic performance to control hard disk drives and so on.
These microcomputers also include the flash memory, RAM, mul-tiple-function timers, motor control function, serial I/O, A-D converter, D-A converter, and so on.
The internal flash memory can be programed and erased by using a PROM programmer or by control of the central processing unit (CPU). Therefore, these microcomputers can change the program easily even after they are mounted on the board.

## DISTINCTIVE FEATURES

<Microcomputer mode>

- Number of basic machine instructions 109
(103 basic instructions of 7700 Family +6 special instructions)
- Memory size Flash memory ................................ 120 Kbytes

RAM ............................................... 3968 bytes

- Instruction execution time

The fastest instruction at 40 MHz frequency ...................... 100 ns

- Single power supply ...................................................... $5 \mathrm{~V} \pm 10$ \%
- Low power dissipation (at 40 MHz frequency) ....... 125 mW (Typ.)
- Interrupts

21 types, 7 levels

- Multiple-function 16-bit timer 5+3
(three-phase motor drive waveform or pulse motor control waveform output)
- Serial I/O (UART or clock synchronous) .2
- 10-bit A-D converter 8-channel inputs
- 8-bit D-A converter 2-channel outputs
- 12-bit watchdog timer
- Programmable input/output (ports P0—P11) 87
- Small package [M37754FFCHP]

100-pin fine pitch QFP (lead pitch : 0.5 mm )
<Flash memory mode>

- Supply voltage $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%$
- Program/Erase voltage VPP $=12 \mathrm{~V} \pm 5 \%$
- Programming method

Programming in unit of byte

- Erasing method $\qquad$
Batch erasing and 2-division-block erasing (in CPU reprogramming mode)
- Program/Erase control by software command
- Number of times for programming/erasing


## APPLICATION

Control devices for personal computer peripheral equipment such as CD-ROM drives, hard disk drives, high density FDD, printers Control devices for office equipment such as copiers and facsimiles Control devices for industrial equipment such as communication and measuring instruments
Control devices for equipment required for motor control such as inverter air conditioner and general purpose inverter

## M37754FFCGP PIN CONFIGURATION (TOP VIEW)



Outline 100P6S-A

## M37754FFCHP PIN CONFIGURATION (TOP VIEW)




## FUNCTIONS (Microcomputer mode)

| Parameter |  | Functions |
| :---: | :---: | :---: |
| Number of basic machine instructions |  | 109 (103 basic instructions of 7700 Family + 6 special instructions) |
| Instruction execution time |  | 100 ns (the fastest instruction at external clock 40 MHz frequency) |
| Memory size | Flash memory | 120 Kbytes |
|  | RAM | 3968 bytes |
| Input/Output ports | P0, P1, P4-P8, P10, P11 | 8-bit $\times 9$ |
|  | P2 | 5 -bit $\times 1$ |
|  | P3 | 4 -bit $\times 1$ |
|  | P9 | 6 -bit $\times 1$ |
| Multiple-function timers | TA0, TA1, TA2, TA3, TA4 | 16 -bit $\times 5$ |
|  | TB0, TB1, TB2 | 16 -bit $\times 3$ |
| Serial I/O |  | (UART or clock synchronous serial I/O) $\times 2$ |
| A-D converter |  | 10-bit $\times 1$ (8 channels) |
| D-A converter |  | 8 -bit $\times 2$ |
| Watchdog timer |  | 12 -bit $\times 1$ |
| Dead-time timer |  | 8-bit $\times 3$ |
| Interrupts |  | 5 external types, 16 internal types (Each interrupt can be set to priority levels $0-7$.) |
| Clock generating circuit |  | Built-in (externally connected to a ceramic resonator or quartz crystal resonator) |
| Supply voltage |  | $5 \mathrm{~V} \pm 10$ \% |
| Power dissipation |  | 125 mW (at external clock 40 MHz frequency) |
| Input/Output characteristic | Input/Output withstand voltage | 5 V |
|  | Output current | 5 mA |
| Memory expansion |  | Maximum 16 Mbytes |
| Operating temperature range |  | -20 to $85{ }^{\circ} \mathrm{C}$ |
| Device structure |  | CMOS high-performance silicon gate process |
| Package |  | 100-pin plastic molded QFP |

FUNCTIONS (Flash memory mode)

| Parameter |  | Functions |
| :---: | :---: | :---: |
| Supply voltage |  | $5 \mathrm{~V} \pm 10$ \% |
| Program/Erase voltage |  | $12 \mathrm{~V} \pm 5 \%$ |
| Flash memory mode |  | 3 modes <br> (parallel I/O, serial I/O, CPU reprogramming) |
| Programming method | Parallel I/O mode | Programming in unit of byte/120 Kbytes |
|  | Serial I/O mode | Programming in unit of byte/120 Kbytes |
|  | CPU reprogramming mode | Programming in unit of byte/112 Kbytes |
| Erasing method | Parallel I/O mode | Batch erasing/120 Kbytes |
|  | Serial I/O mode | Batch erasing/120 Kbytes |
|  | CPU reprogramming mode | Batch erasing/112 Kbytes or 2-division-block erasing <br> 2-division-block erasing: 56-Kbyte area to be erased is selectable. |
| Program/Erase control method |  | Program/Erase control by software command |
| Command number | Parallel I/O mode | 7 commands |
|  | Serial IO mode | 7 commands |
|  | CPU reprogramming mode | 7 commands |
| Number of times for Program/Erase |  | 100 |

## PIN DESCRIPTION (MICROCOMPUTER MODE)

| Pin | Name | $\begin{array}{c}\text { Input/ } \\ \text { Output }\end{array}$ | $\quad$ Functions |
| :--- | :--- | :---: | :--- | \left\lvert\, \(\left.\begin{array}{l|c|l|}\hline Vcc, Vss \& Power supply \& <br>

\hline CNVss \& CNVss input \& Input <br>
\hline RESET \& Reset input \& $$
\begin{array}{l}\text { This pin controls the processor mode. Connect to Vss for single-chip mode or } \\
\text { memory expansion mode. Connect to Vcc for microprocessor mode. }\end{array}
$$ <br>
\hline XIN \& Clock input \& Clock output <br>
\hline Xout \& Enable output \& $$
\begin{array}{l}\text { This is reset input pin. The microcomputer is reset when supplying "L" level to this } \\
\text { pin. }\end{array}
$$ <br>
\hline \hline E \& Bus width select input \& Output\end{array} $$
\begin{array}{l}\text { These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz- } \\
\text { crystal resonator between XIN and Xout. When an external clock is used, the clock } \\
\text { source should be connected to the XIN pin and the Xout pin should be left open. }\end{array}
$$\right.\right\}\)

Note: It is impossible to change the input level of the BYTE pin in each bus cycle. In other words, bus width cannot be switched dynamically. Fix the input level of the BYTE pin to "H" or "L" according to the bus width used.

| Pin | Name | Input/ Output | Functions |
| :---: | :---: | :---: | :---: |
| P100-P107 | I/O port P10 | I/O | In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, these pins become data I/O pins and operate as follows: <br> (1) When using 16-bit width as external data bus width: <br> - Accessing external memory <br> <When reading> <br> Pins' value is input into low-order internal data bus (DB0 to DB7). <br> <When writing> <br> Value of low-order internal data bus (DB0 to DB7) is output to these pins. <br> - Accessing internal memory <br> <When reading> <br> These pins enter high impedance state. <br> <When writing> <br> Value of internal data bus is output to these pins. <br> (2) When using 8-bit width as external data bus width: <br> - Accessing external memory <br> <When reading> <br> Pins' value is input into internal data bus. The value is input into low-order internal data bus (DB0 to DB7) when accessing an even address; it is input into high-order internal data bus (DB8 to DB15) when accessing an odd address. <br> <When writing> <br> Value of internal data bus is output to these pins. The value of low-order internal data bus (DBo to DB7) is output when accessing an even address; the value of high-order internal data bus (DB8 to DB15) is output when accessing an odd address. <br> - Accessing internal memory <br> <When reading> <br> These pins enter high impedance state. <br> <When writing> <br> Value of internal data bus is output to these pins. <br> When the external bus width is 8 bits, the mode where low-order address (LA0 $-L A 7$ ) is output when RD or WR output is "H" and data (D0 - D7) is input/output when RD or WR output is "L" can be selected in specified external memory area access cycle. |
| P110-P117 | I/O port P11 | I/O | In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, these pins operate as follows: <br> (1) When using 16-bit width as external data bus width <br> - Accessing external memory <When reading> <br> The value is input into high-order internal data bus (DB8 to DB15) when accessing an odd address; these pins enter high impedance state when not accessing an odd address. <br> <When writing> <br> Value of high-order internal data bus (DB8-DB15) is output to these pins. <br> - Accessing internal memory <When reading> <br> These pins enter high impedance state. <br> <When writing> <br> Value of internal data bus is output to these pins. <br> (2) When using 8-bit width as external data bus width <br> These pins become I/O port P110-P117. |

PIN DESCRIPTION (FLASH MEMORY PARALLEL I/O MODE)

| Pin | Name | Input /Output | Functions |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply | - | Supply $5 \mathrm{~V} \pm 10 \%$ to Vcc and 0 V to Vss. |
| CNVss | VPP input | Input | Connect to $5 \mathrm{~V} \pm 10 \%$ in read-only mode, connect to $12 \mathrm{~V} \pm 5 \%$ in read/write mode. |
| BYTE | Bus width select input | Input | Connect to Vss. |
| RESET | Reset input | Input | Connect to Vss. |
| XIN | Clock input | Input | Connect a ceramic resonator between Xin and Xout. |
| Xout | Clock output | Output |  |
| E | Enable output | Output | Keep it open. |
| AVcc, AVss | Analog supply input | - | Connect AVcc to Vcc and AVss to Vss. |
| VREF | Reference voltage input | Input | Connect to Vss. |
| P00-P07 | Address input (A0-A7) | Input | Port P0 functions as 8-bit address input (A0-A7). |
| P10-P17 | Address input (A8-A15) | Input | Port P1 functions as 8-bit address input (A8-A15). |
| $\begin{aligned} & \text { P20-P23, } \\ & \text { P27 } \end{aligned}$ | Input port P2 | Input | Connect to Vss. |
| P30-P33 | Input port P3 | Input | Connect to Vss. |
| P40-P47 | Input port P4 | Input | Keep P42 open. Connect P40, P41, P43-P47 to Vss. |
| P50-P57 | Control signal input | Input | $\mathrm{P} 50, \mathrm{P} 51$ and P 52 function as the $\overline{W E}, \overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ input pins respectively. P 54 functions as the A16 input pin. Connect P53 to Vcc. Connect P55, P56 and P57 to Vss. |
| P60-P67 | Input port P6 | Input | Connect to Vss. |
| P70-P77 | Input port P7 | Input | Connect to Vss. |
| P80-P87 | Input port P8 | Input | Connect to Vss. |
| P90-P95 | Input port P9 | Input | Connect to Vss. |
| P100-P107 | Data I/O (Do-D7) | I/O | Function as 8-bit data's I/O pins (D0-D7). |
| P110-P117 | Input port P11 | Input | Connect to Vss. |

PIN DESCRIPTION (FLASH MEMORY SERIAL I/O MODE)

| Pin | Name | Input /Output | Functions |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply | - | Supply $5 \mathrm{~V} \pm 10$ \% to Vcc and 0 V to Vss. |
| CNVss | VPP input | Input | Connect to $12 \mathrm{~V} \pm 5$ \%. |
| BYTE | Bus width select input | Input | Connect to Vss or Vcc. |
| RESET | Reset input | Input | Connect to Vss. |
| XIN | Clock input | Input | Connect a ceramic resonator between XIN and Xout. |
| Xout | Clock output | Output |  |
| $\overline{\mathrm{E}}$ | Enable output | Output | " H " is output. |
| AVcc, AVss | Analog supply input | - | Connect AVcc to Vcc and AVss to Vss. |
| VREF | Reference voltage input | Input | Input an arbitrary level between the range of Vss and Vcc. |
| P00-P07 | Input port P0 | Input | Input "H" or "L", or keep them open. |
| P10-P17 | Input port P1 | Input | Input "H" or "L", or keep them open. |
| $\begin{aligned} & \text { P20-P23, } \\ & \text { P27 } \end{aligned}$ | Input port P2 | Input | Input "H" or "L", or keep them open. |
| P30-P33 | Input port P3 | Input | Input "H" or "L", or keep them open. |
| $\begin{aligned} & \text { P40-P43, } \\ & \text { P47 } \end{aligned}$ | Input port P4 | Input | Input "H" or "L" to P40, P41, P43, P47, or keep them open. Keep P42 open. |
| P44 | BUSY output | Output | This pin is for BUSY signal output. |
| P45 | SDA I/O | I/O | This pin is for serial data I/O. |
| P46 | SCLK input | Input | This pin is for serial clock input. |
| $\begin{array}{\|l} \hline \text { P50, } \\ \text { P52-P57 } \end{array}$ | Input port P5 | Input | Input "H" or "L", or keep them open. |
| P51 | Control signal input | Input | $\overline{\mathrm{OE}}$ input pin |
| P60-P67 | Input port P6 | Input | Input "H" or "L", or keep them open. |
| P70-P77 | Input port P7 | Input | Input "H" or "L", or keep them open. |
| P80-P87 | Input port P8 | Input | Input "H" or "L", or keep them open. |
| P90-P95 | Input port P9 | Input | Input "H" or "L", or keep them open. |
| P100-P107 | Input port P10 | Input | Input "H" or "L", or keep them open. |
| P110-P117 | Input port P11 | Input | Input "H" or "L", or keep them open. |

## BASIC FUNCTION BLOCKS

The M37754FFCGP and the M37754FFCHP have the same functions as the M37754M8C-XXXGP and the M37754M8C-XXXHP except for the following.
Therefore, refer to the section on the M37754M8C-XXXGP and the M37754M8C-XXXHP.
(1) Flash memory is included instead of ROM.
(2) The memory size is different.
(3) The memory area modification function is different.
(4) Part of the peripheral devices control registers is different. (Flash memory control register, flash command register, and bits 3,4 of particular function select register 0 are added.)

## MEMORY

The memory map is shown in Figure 1.


The flash memory area ( 8 Kbytes) where it is impossible to erase/modify in the CPU reprogramming mode. (It is possible to erase/modify in the parallel I/O mode or the serial I/O mode.)

Note: The internal memory area can be changed. (Refer to the section on the memory area modification function.)

Fig. 1 Memory map

| Address (Hexadecimal notation) |  |
| :---: | :---: |
| 000000 000001 |  |
|  |  |
| $\begin{aligned} & 000002 \\ & 000003 \end{aligned}$ | Port P0 register |
|  | Port P1 register |
| $\begin{aligned} & 000004 \\ & 000005 \end{aligned}$ | Port P0 direction register |
|  | Port P1 direction register |
| $\begin{aligned} & 000006 \\ & 000007 \end{aligned}$ | Port P2 register |
|  | Port P3 register |
| 000008 | Port P2 direction register |
| 000009 00000A | Port P3 direction register |
|  | Port P4 register |
| 00000B 00000 C | Port P5 register |
|  | Port P4 direction register |
| 00000D | Port P5 direction register |
| 00000E | Port P6 register |
| $\begin{aligned} & 00000 \mathrm{~F} \\ & 000010 \end{aligned}$ | Port P7 register |
|  | Port P6 direction register |
| $\begin{aligned} & 000011 \\ & 000012 \end{aligned}$ | Port P7 direction register |
|  | Port P8 register |
| $000013$ | Port P9 register |
|  | Port P8 direction register |
| 000015 | Port P9 direction register |
| 000016 000017 | Port P10 register |
|  | Port P11 register |
| 000018 | Port P10 direction register |
| $000019$ | Port P11 direction register |
| $\begin{aligned} & \text { 00001A } \\ & \text { 00001B } \end{aligned}$ | Waveform output mode register |
|  | Dead-time timer |
| $\begin{aligned} & \text { 00001C } \\ & 00001 \mathrm{D} \end{aligned}$ | Pulse output data register 1 |
|  | Pulse output data register 0 |
| $\begin{aligned} & \text { 00001E } \\ & 00001 \mathrm{~F} \end{aligned}$ | A-D control register 0 |
|  | A-D control register 1 |
| $\begin{aligned} & 000020 \\ & 000021 \end{aligned}$ | A-D register 0 |
| 000022 | A-D register 1 |
|  | A-D register 1 |
| $\begin{aligned} & 000023 \\ & 000024 \end{aligned}$ | A-D register 2 |
| $\begin{aligned} & 000025 \\ & 000026 \end{aligned}$ |  |
| $\begin{aligned} & 000027 \\ & 000028 \end{aligned}$ | A-D register 3 |
|  | A-D register 4 |
| 000029 00002A |  |
| $00002 \mathrm{~B}$ | A-D register 5 |
| $00002 \mathrm{D}$ | A-D register 6 |
|  |  |
| $\begin{aligned} & 00002 \mathrm{E} \\ & 00002 \mathrm{~F} \end{aligned}$ | A-D register 7 |
| $\begin{aligned} & 000030 \\ & 000031 \end{aligned}$ | UART0 transmit/receive mode register |
|  | UARTO baud rate register |
| $\begin{aligned} & 000032 \\ & 000033 \end{aligned}$ | UART0 transmit buffer register |
| 000034 | UART0 transmit/receive control register 0 |
| 000035 000036 | UART0 transmit/receive control register 1 |
| 000036 | UART0 receive buffer register |
| $\begin{aligned} & 000038 \\ & 000039 \end{aligned}$ | UART1 transmit/receive mode register |
|  | UART1 baud rate register |
| 00003A | UART1 transmit buffer register |
| 00003C | UART1 transmit/receive control register 0 |
| 00003D 00003E | UART1 transmit/receive control register 1 |
|  | UART1 receive buffer register |

Address (Hexadecimal notation)
Count start regist
000041
000042
000043
000044
000045
000046
000047
000048
000049
00004
00004B
00004 C
00004 D
00004E
00004F
000050
000051
000052
000053
000054
000055
000056
000057
000058
000059
00005A
00005B
00005 C
00005 D
00005
00005F
000060
000061
000062
000063
000064
000065
000066
000067
000068
000069
00006A
00006B
00006C
00006D
00006 E
00006F
000070
000071
000072
000073
000074
000075
000076
000077
000078
000079
00007A
00007B
00007 C
00007D
00007E
00007F

| Count start register |
| :--- |
| One-shot start register |
|  |
| Up-down register |
| Timer A write register |
| Timer A0 register |
| Timer A1 register |
| Timer A2 register |
| Timer A3 register |
| Timer A4 register |
| Timer B0 register |
| Timer B1 register |
| Timer B2 register |
| Timer A0 mode register |
| Timer A1 mode register |
| Timer A2 mode register |
| Timer A3 mode register |
| Timer A4 mode register |
| Timer B0 mode register |
| Timer B1 mode register |
| Timer B2 mode register |
| Processor mode register 0 |
| Processor mode register 1 |
| Watchdog timer register |
| Watchdog timer frequency select regsiter |
| Chip select control register |
| Chip select area register |
| Comparator function select register |
| Flash command register |
| Comparator result register |
| Flash memory control register |
| D-A register 0 |
|  |
| D-A register 1 |
|  |
| Particular function select register 0 |
| Particular function select register 1 |
| $\overline{\text { INT4 interrupt control register }}$ |
| $\overline{\text { INT3 interrupt control register }}$ |
| A-D interrupt control register |
| UART0 trasmit interrupt control register |
| UART0 receive interrupt control register |
| UART1 trasmit interrupt control register |
| UART1 receive interrupt control register |
| Timer A0 interrupt control register |
| Timer A1 interrupt control register |
| Timer A2 interrupt control register |
| Timer A3 interrupt control rentrol register register |
| Timer A4 interrupt control register |
| Timer B0 inter interrupt control register |
| Timer B1 interrupt control register |
|  |

Fig. 2 Location of peripheral devices and interrupt control registers

Port P0 direction register
Port P1 direction register
Port P2 direction register
Port P3 direction register
Port P4 direction register
Port P5 direction register
Port P6 direction register Port P7 direction register

Port P8 direction register
Port P9 direction register
Port P10 direction register
Port P11 direction register
Waveform output mode register
Pulse output data register 1
Pulse output data register 0
A-D control register 0
A-D control register 1
UART 0 transmit/receive mode register
UART 1 transmit/receive mode register
UART 0 transmit/receive control register 0
UART 1 transmit/receive control register 0
UART 0 transmit/receive control register 1
UART 1 transmit/receive control register 1
Count start register
One-shot start register
Up-down register
Timer A write register
Timer A0 mode register
Timer A1 mode register
Timer A2 mode register
Timer A3 mode register
Timer A4 mode register
Timer B0 mode register
Timer B1 mode register
Timer B2 mode register
Processor mode register 0
Processor mode register 1



Contents of other registers and RAM are not initiallzed and must be initiallzed by software.

Note : Bit 0 of chip select control register (address 6216) becomes " 0 " when CNVss pin level is " L "; that bit becomes " 1 " when the pin level is " H ".

Fig. 3 Microcomputer internal registers status after reset

## MEMORY AREA MODIFICATION FUNCTION

For the M37754FFCGP and the M37754FFCHP, the internal memory's size and address area can be changed by setting bits 2,3 , 4 (memory allocation select bits) of the particular function select register 0 (see figure 5). Figure 4 shows the memory map when changing the internal memory area.


Fig. 4 Memory allocation (Internal memory area modification by memory allocation select bits)


Particular function select register 0

Fix to "0"

External clock input select bit (Notes 1, 2)
0 : Actuated oscillation circuit; connecting resonator
1 : Stopped oscillation circuit; inputting externaly genarated clock

Memory allocation select bits 2, 1, 0 (Note 2)
000 : ROM 120 Kbytes, RAM 3968 bytes (ROM : 00100016 to 1 EFFFF16, RAM : 00008016 to 000FFF ${ }_{16}$ )
001 : ROM 92 Kbytes, RAM 3968 bytes
(ROM:00800016 to 01EFFF 16, RAM:00008016 to 000FFF ${ }_{16}$ )
010 : ROM 60 Kbytes, RAM 3072 bytes
(ROM : 00100016 to 00FFFF 16, RAM : 00008016 to 000C7F16)
011 : ROM 56 Kbytes, RAM 3072 bytes
(ROM:00200016 to 00FFFF16, RAM:00008016 to 000C7F16)
100 : ROM 48 Kbytes, RAM 2048 bytes
(ROM : 00400016 to 00FFFF 16, RAM : 00008016 to 00087 ${ }_{16}$ )
101 : ROM 32 Kbytes, RAM 2048 bytes
(ROM:00800016 to 00FFFF16, RAM:00008016 to 00087F16)
110 : ROM 60 Kbytes, RAM 2048 bytes
(ROM : 00100016 to 00FFFF16, RAM : 00008016 to 00087F16)
111 : ROM 56 Kbytes, RAM 2048 bytes
(ROM:00200016 to 00FFFF16, RAM:00008016 to 00087F16)
Standby state select bit 0 (Notes 1, 3)
; when WIT or STP instruction is executed in memory expansion
or microprocessor mode
0 : Pins P0 to P3, P10, and P11 are for external data bus.
1 : Pins P0 to P3, P10, and P11 are for port output or port input.

Standby state select bit 1 (Notes 1, 4)
; in execution of WIT or STP instruction
0 : "H" or "L" output for pins $\overline{\mathrm{E}} / \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$
1 : "H" output for pins $\bar{E} / \overline{R D}, \overline{W R}$
STP return select bit
0 : Watchdog timer is used when returning from Stop mode
1 : Watchdog timer is not used when returning from Stop mode ; the microcomputer returns at once.

Notes 1 : After the expansion function select bit (bit 5 of particular function select register 1 ; Figure 62 ) is " 1 ", bits 1,5 and 6 can be rewritten.
2 : To set bits 1 to 4 , continuous-twice-write operation must be performed to address 6 C 16 .
3 : When BYTE = "H" (8-bit external bus width), P11 becomes an input/output port independent of bit 5's contents.
4 : When the signal output disable select bit is " 1 " and bit 5 is " 1 ", the $\bar{E} / / \mathrm{RD}$ pin always outputs " $L$ " independent of bit 6 's contents in execution of WIT or STP instruction.

Fig. 5 Particular function select register 0 bit configuration

## FLASH MEMORY MODE

The M37754FFCGP and the M37754FFCHP have the flash memory mode in addition to the normal operation mode (microcomputer mode). The user can use this mode to perform read, program, and erase operations for the internal flash memory.
The M37754FFCGP and the M37754FFCHP have three modes the user can choose: the parallel input/output and serial input/output mode, where the flash memory is handled by using the external programmer, and the CPU reprogramming mode, where the flash memory is handled by the central processing unit (CPU). The following explains these modes.

## Flash memory mode 1 (parallel I/O mode)

The parallel I/O mode can be selected by connecting wires as shown in Figures 6, 7 and supplying power to the Vcc and VPP pins. In this mode, the M37754FFCGP and the M37754FFCHP operate as an equivalent of MITSUBISHI's CMOS flash memory M5M28F101. However, because the M37754FFCGP and the M37754FFCHP's internal memory has a capacity of 120 Kbytes, programming is available for addresses 0100016 to 1EFFF16, and make sure that the data in addresses 0000016 to 00FFF16 and addresses 1F00016 to 1FFFF16 are FF16. Note also that the M37754FFCGP and the M37754FFCHP does not contain a facility to read out a device identification code by applying a high voltage to address input (A9). Be careful not to erratically set program conditions when using a gen-eral-purpose PROM programmer.
Table 1 shows the pin assignments when operating in the parallel input/output mode.

Table 1. Pin assignments of M37754FFCGP and M37754FFCHP when operating in the parallel input/output mode

|  | M37754FFCGP/CHP | M5M28F101 |
| :---: | :---: | :---: |
| Vcc | Vcc | Vcc |
| VPP | CNVss | VPP |
| Vss | Vss | Vss |
| Address input | Ports P0, P1, P54 | A0-A16 |
| Data I/O | Port P10 | D0-D7 |
| $\overline{\mathrm{CE}}$ | P52 | $\overline{\mathrm{CE}}$ |
| $\overline{\mathrm{OE}}$ | P51 | $\overline{\mathrm{OE}}$ |
| $\overline{\mathrm{WE}}$ | P50 | $\overline{\mathrm{WE}}$ |

## Functional outline (Parallel input/output mode)

In the parallel input/output mode, the M37754FFCGP and the M37754FFCHP allows the user to choose an operation mode between the read-only mode and the read/write mode (software command control mode) depending on the voltage applied to the VPP pin. When VPP = VPPL, the read-only mode is selected, and the user can choose one of three states (e.g., read, output disable, or standby) depending on inputs to the $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}$, and $\overline{\mathrm{WE}}$ pins. When VPP $=\mathrm{VPPH}$, the read/write mode is selected, and the user can choose one of four states (e.g., read, output disable, standby, or write) depending on inputs to the $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}$, and $\overline{\mathrm{WE}}$ pins. Table 2 shows assignment states of control input and each state.

## Read

The microcomputer enters the read state by driving the $\overline{\mathrm{CE}}$, and $\overline{\mathrm{OE}}$ pins low and the $\overline{W E}$ pin high; and the contents of memory corresponding to the address to be input to address input pins (A0-A16). are output to the data input/output pins (D0-D7).

## Output disable

The microcomputer enters the output disable state by driving the $\overline{\mathrm{CE}}$ pin low and the $\overline{\mathrm{WE}}$ and $\overline{\mathrm{OE}}$ pins high; and the data input/output pins enter the floating state.

## Standby

The microcomputer enters the standby state by driving the CE pin high. The M37754FFCGP and the M37754FFCHP are placed in a power-down state consuming only a minimal supply current. At this time, the data input/output pins enter the floating state.

## Write

The microcomputer enters the write state by driving the VPP pin high (VPP $=\mathrm{VPPH})$ and then the $\overline{\mathrm{WE}}$ pin low when the $\overline{\mathrm{CE}}$ pin is low and the $\overline{\mathrm{OE}}$ pin is high. In this state, software commands can be input from the data input/output pins, and the user can choose program or erase operation depending on the contents of this software command.

Table 2. Assignment sates of control input and each state

| Mode | State Pin | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | WE | VPP | Data I/O |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read-only | Read | VIL | VIL | VIH | VppL | Output |
|  | Output disable | VIL | VIH | VIH | VppL | Floating |
|  | Standby | VIH | $\times$ | $\times$ | VppL | Floating |
| Read/Write | Read | VIL | VIL | VIH | VppH | Output |
|  | Output disable | VIL | VIH | VIH | VppH | Floating |
|  | Standby | VIH | $\times$ | $\times$ | VppH | Floating |
|  | Write | VIL | VIH | VIL | VppH | Input |

[^0]

Fig. 6 Pin connection of M37754FFCGP when operating in parallel input/output mode


Fig. 7 Pin connection of M37754FFCHP when operating in parallel input/output mode

## Read-only mode

The microcomputer enters the read-only mode by applying VPPL to the VPP pin. In this mode, the user can input the address of a memory location to be read and the control signals at the timing
shown in Figure 8, and the M37754FFCGP and the M37754FFCHP will output the contents of the user's specified address from data I/O pin to the external. In this mode, the user cannot perform any operation other than read.


Fig. 8 Read timing

## Read/Write mode

The microcomputer enters the read/write mode by applying VPPH to the VPP pin. In this mode, the user must first input a software command to choose the operation (e. g., read, program, or erase) to be performed on the flash memory (this is called the first cycle), and then input the information necessary for execution of the command (e.g, address and data) and control signals (this is called the second cycle). When this is done, the M37754FFCGP and the M37754FFCHP execute the specified operation.

Table 3 shows the software commands and the input/output information in the first and the second cycles. The input address is latched internally at the falling edge of the $\overline{W E}$ input; software commands and other input data are latched internally at the rising edge of the $\overline{W E}$ input.
The following explains each software command. Refer to Figures 9 to 11 for details about the signal input/output timings.

Table 3. Software command (Parallel input/output mode)

| Symbol | First cycle |  | Second cycle |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Address input | Data input | Address input | Data I/O |
| Read | $\times$ | 0016 | Read address | Read data (Output) |
| Program | $\times$ | 4016 | Program address | Program data (Input) |
| Program verify | $\times$ | C016 | $\times$ | Verify data (Output) |
| Erase | $\times$ | 2016 | $\times$ | 2016 (Input) |
| Erase verify | Verify address | A016 | $\times$ | Verify data (Output) |
| Reset | $\times$ | FF16 | $\times$ | FF16 (Input) |
| Device identification | $\times$ | 9016 | ADI | DDI (Output) |

Note: ADI = Device identification address : manufacturer's code 0000016, device code 0000116
DDI = Device identification data : manufacturer's code 1C16, device code D016
X can be VIL or VIH.

## Read command

The microcomputer enters the read mode by inputting command code " 0016 " in the first cycle. The command code is latched into the internal command latch at the rising edge of the WE input. When the address of a memory location to be read is input in the second cycle, with control signals input at the timing shown in Figure 9, the M37754FFCGP and the M37754FFCHP output the contents of the specified address from the data I/O pins to the external.

The read mode is retained until any other command is latched into the command latch. Consequently, once the M37754FFCGP and the M37754FFCHP enter the read mode, the user can read out the successive memory contents simply by changing the input address and executing the second cycle only. Any command other than the read command must be input beginning from its command code over again each time the user execute it. The contents of the command latch immediately after power-on is 0016 .


Fig. 9 Timings during reading

## Program command

The microcomputer enters the program mode by inputting command code " 4016 " in the first cycle. The command code is latched into the internal command latch at the rising edge of the $\overline{W E}$ input. When the address which indicates a program location and data are input in the second cycle, the M37754FFCGP and the M37754FFCHP internally latch the address at the falling edge of the WE input and the data at the rising edge of the $\overline{W E}$ input. The M37754FFCGP and the M37754FFCHP start programming at the rising edge of the $\overline{W E}$ input in the second cycle and finishes programming within $10 \mu$ s as measured by its internal timer. Programming is performed in units of bytes.
Note: A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 12 for the programming flowchart.

## Program verify command

The microcomputer enters the program verify mode by inputting command code "C016" in the first cycle. This command is used to verify the programmed data after executing the program command. The command code is latched into the internal command latch at the rising edge of the $\overline{W E}$ input. When control signals are input in the second cycle at the timing shown in Figure 10, the M37754FFCGP and the M37754FFCHP output the programmed address's contents to the external. Since the address is internally latched when the program command is executed, there is no need to input it in the second cycle.


Fig. 10 Input/output timings during programming (Verify data is output at the same timing as for read.)

## Erase command

The erase command is executed by inputting command code 2016 in the first cycle and command code 2016 again in the second cycle. The command code is latched into the internal command latch at the rising edges of the $\overline{W E}$ input in the first cycle and in the second cycle, respectively. The erase operation is initiated at the rising edge of the WE input in the second cycle, and the memory contents are collectively erased within 9.5 ms as measured by the internal timer. Note that data 0016 must be written to all memory locations before executing the erase command.
Note: An erase operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 12 for the erase flowchart.

## Erase verify command

The user must verify the contents of all addresses after completing the erase command. The microcomputer enters the erase verify mode by inputting the verify address and command code A016 in the first cycle. The address is internally latched at the falling edge of the WE input, and the command code is internally latched at the rising edge of the WE input. When control signals are input in the second cycle at the timing shown in Figure 11, the M37754FFCGP and the M37754FFCHP output the contents of the specified address to the external.
Note: If any memory location where the contents have not been erased is found in the erase verify operation, execute the operation of "erase $\rightarrow$ erase verify" over again. In this case, however, the user does not need to write data 0016 to memory locations before erasing.


Fig. 11 Input/output timings during erasing (Verify data is output at the same timing as for read.)

## Reset command

The reset command provides a means of stopping execution of the erase or program command safely. If the user inputs command code FF16 in the second cycle after inputting the erase or program command in the first cycle and again input command code FF16 in the third cycle, the erase or program command is disabled (i.e., reset), and the M37754FFCGP and the M37754FFCHP are placed in the read mode. If the reset command is executed, the contents of the memory does not change.

## Device identification code command

By inputting command code 9016 in the first cycle, the user can read out the device identification code. The command code is latched into the internal command latch at the rising edge of the $\overline{W E}$ input. At this time, the user can read out manufacture's code 1C16 (i.e., MITSUBISHI) by inputting 000016 to the address input pins in the second cycle; the user can read out device code D016 (i. e., 1M-bit flash memory) by inputting 000116.
These command and data codes are input/output at the same timing as for read.


Fig. 12 Programming/Erasing algorithm flow chart

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ISB1 | Vcc supply current (at standby) | $\mathrm{VCC}=5.5 \mathrm{~V}, \overline{\mathrm{CE}}=\mathrm{V}$ IH |  |  | 1 | mA |
| ISB2 |  | $\begin{aligned} & \mathrm{VCC}=5.5 \mathrm{~V} \\ & \overline{\mathrm{CE}}=\mathrm{VCc} \pm 0.2 \mathrm{~V} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| ICC1 | Vcc supply current (at read) | $\begin{aligned} & \mathrm{VCC}=5.5 \mathrm{~V}, \overline{\mathrm{CE}}=\mathrm{VIL}, \\ & \mathrm{tRC}=150 \mathrm{~ns}, \mathrm{IOUT}=0 \mathrm{~mA} \end{aligned}$ |  |  | 30 | mA |
| ICC2 | Vcc supply current (at program) | VPP = VPPH |  |  | 30 | mA |
| ICC3 | Vcc supply current (at erase) | VPP = VPPH |  |  | 30 | mA |
| IPP1 | VPP supply current (at read) | $0 \leq$ VPP $\leq$ Vcc |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VcC}<\mathrm{VPP} \leq \mathrm{VCC}+1.0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | VPP = VPPH |  |  | 100 | $\mu \mathrm{A}$ |
| IPP2 | VPP supply current (at program) | VPP = VPPPH |  |  | 30 | mA |
| IPP3 | VPP supply current (at erase) | $\mathrm{VPP}=\mathrm{VPPH}$ |  |  | 30 | mA |
| VPPL | VPP supply voltage (read only) |  | Vcc |  | VCC + 1.0 | V |
| VppH | VPP supply voltage (read/write) |  | 11.4 | 12.0 | 12.6 | V |

Note: VIH, VIL, VOH, VoL, IIH, and IIL for the control input, address input, and data input/output pins conform to the standards for microcomputer modes (e.g., memory expansion and microprocessor modes).

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

## Read-only mode

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tRC | Read cycle time | 150 |  | ns |
| ta(AD) | Address access time |  | 150 | ns |
| ta(CE) | $\overline{\mathrm{CE}}$ access time |  | 150 | ns |
| ta(OE) | $\overline{\text { OE access time }}$ |  | 55 | ns |
| tCLZ | Output enable time (after $\overline{\mathrm{CE}}$ ) | 0 |  | ns |
| tolz | Output enable time (after $\overline{\mathrm{OE}}$ ) | 0 |  | ns |
| tDF | Output floating time (after $\overline{\mathrm{OE}}$ ) |  | 35 | ns |
| tDH | Output valid time (after $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}$, address) | 0 |  | ns |
| tWRR | Write recovery time (before read) | 6 |  | $\mu \mathrm{S}$ |

Read/Write mode

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| twc | Write cycle time | 150 |  | ns |
| tAS | Address set up time | 0 |  | ns |
| tAH | Address hold time | 60 |  | ns |
| tDS | Data setup time | 50 |  | ns |
| tDH | Data hold time | 10 |  | ns |
| tWRR | Write recovery time (before read) | 6 |  | $\mu \mathrm{S}$ |
| tRRW | Read recovery time (before write) | 0 |  | $\mu \mathrm{s}$ |
| tcs | $\overline{\text { CE setup time }}$ | 20 |  | ns |
| tch | $\overline{\text { CE }}$ hold time | 0 |  | ns |
| twP | Write pulse width | 60 |  | ns |
| tWPH | Write pulse waiting time | 20 |  | ns |
| tDP | Program time | 10 |  | $\mu \mathrm{s}$ |
| tDE | Erase time | 9.5 |  | ms |
| tvSc | VPP setup time | 1 |  | $\mu \mathrm{s}$ |

Note :The read timing in the read/write mode is the same timing as in the read-only mode.

Flash memory mode 2 (serial I/O mode)
The M37754FFCGP and the M37754FFCHP have a function to serially input/output the software commands, addresses, and data required for operation on the internal flash memory (e. g., read, program, and erase) using only a few pins. This is called the serial I/ O (input/output) mode. This mode can be selected by driving the SDA (serial data input/output), SCLK (serial clock input ), and OE
pins high after connecting wires as shown in Figures 13, 14 and powering on the Vcc pin and then applying VppH to the Vpp pin. In the serial I/O mode, the user can use seven types of software commands: bank $(0,1)$ select, read, program, program verify, auto erase, and error check.
Serial input/output is accomplished synchronously with the clock, beginning from the LSB (LSB first).


Fig. 13 Pin connection of M37754FFCGP when operating in serial I/O mode


* : Connect to the ceramic oscillation circuit. **: Connect the BYTE pin to Vcc or Vss.

Outline 100P6Q-A $\bigcirc$ indicates the flash memory pin.

Fig. 14 Pin connection of M37754FFCHP when operating in serial I/O mode

## Functional outline (Serial I/O mode)

In the serial I/O mode, data is transferred synchronously with the clock using serial input/output. The input data is read from the SDA pin into the internal circuit synchronously with the rising edge of the serial clock pulse; the output data is output from the SDA pin synchronously with the falling edge of the serial clock pulse. Data is
transferred in units of eight bits.
In the first transfer, the user inputs the command code. This is followed by address input and data input/output according to the contents of the command. Table 4 shows the software commands used in the serial I/O mode. The following explains each software command.

Table 4. Software command (Serial I/O mode)

| Command | Number of transfers | First command <br> code input | Second | Third |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Bank 0 select | E016 | - | - | - |  |  |
| Bank 1 select | E116 |  |  |  |  | - |
| Read | 0016 | Read address L (Input) | Read address H (Input) | Read data (Output) |  |  |
| Program | 4016 | Program address L (Input) | Program address H (Input) | Program data (Input) |  |  |
| Program verify | C016 | Verify data (Output) | - | - |  |  |
| Auto erase | 3016 | 3016 (Input) | - | - |  |  |
| Error check | 8016 | Error code (Output) | - | - |  |  |

## Bank select command

This is the command which specifies the bank of the flash memory, which is to be read/programmed, before executing the read command or the program command (and the program verify command). There are the bank 0 select command (command code "E016"), which selects bank 0 (addresses 0000016 to 0FFFF16), and the bank 1 select command (command code "E116"), which selects bank 1 (addresses 1000016 to 1FFFF16).
When any bank select command is input once, specified bank is
valid until the next bank select command is input. Accordingly, when the read command or the program command (and the program verify command) is executed to plural bytes in the same bank, if any bank select command is input first, it is unnecessary to input the bank select command again for the following bytes. When selecting the serial I/O mode (before bank command input), bank 0 is selected.
Note: Bank select command does not affect the auto erase command, that is to say, when executing the auto erase command, all flash memory is erased collectively regardless of specified bank.
And in the same way, the bank select command does not affect the error check command.


Fig. 15 Timings during bank select

## Read command

Input command code 0016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the $\overline{\mathrm{OE}}$ pin low. When this is done, the M37754FFCGP and the M37754FFCHP read out the contents of the specified address, and
then latch it into the internal data latch. When the $\overline{\mathrm{OE}}$ pin is released back high and serial clock is input to the SCLK pin, the read data that has been latched into the data latch is serially output from the SDA pin.


Fig. 16 Timings during reading

## Program command

Input command code 4016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and then program data. Programming is initiated at the last rising edge of the serial clock during program data transfer. The BUSY pin is driven high during program operation. Programming is completed within 10 $\mu \mathrm{s}$ as measured by the built-in timer, and the BUSY pin is pulled low.

Note : A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. In the case of failure in the verification, the user must repeatedly execute the program command until the pass in the verification. Refer to Figure 12 for the programming flowchart.


Fig. 17 Timings during programming

## Program verify command

Input command code C016 in the first transfer. Proceed and drive the OE pin low. When this is done, the M37754FFCGP and the M37754FFCHP verify-read the programmed address's contents,
and then latch it into the internal data latch. When the $\overline{\mathrm{OE}}$ pin is released back high and serial clock is input to the SCLK pin, the verify data that has been latched into the data latch is serially output from the SDA pin.


Fig. 18 Timings during program verify

## Auto erase command

Input command code 3016 in the first transfer and command code 3016 again in the second transfer. When this is done, the M37754FFCGP and the M37754FFCHP execute an auto erase command. Auto erase is initiated at the last rising edge of the serial clock. The BUSY pin is driven high during the auto erase operation.

Auto erase is completed when all memory contents are erased, and the BUSY pin is pulled low.
Note: In the auto erase operation, the M37754FFCGP and the M37754FFCHP automatically repeat the erase and verify operations internally. Therefore, erase is completed by executing the command once.


Fig. 19 Timings at auto-erasing

## Error check command

Input command code 8016 in the first transfer, and the M37754FFCGP and the M37754FFCHP output error information from the SDA pin, beginning at the next falling edge of the serial clock. If the E0 of the 8-bit error information is 1 , it indicates that a command error has occurred. A command error means that some invalid commands other than commands shown in Table 4 has been input.
When a command error occurs, the serial communication circuit sets the corresponding flag and stops functioning to avoid an erroneous programming or erase. When being placed in this state, the serial communication circuit does not accept the subsequent serial clock and data (even including an error check command). Therefore, if the
user wants to execute an error check command, temporarily drop the VPP pin input to the VPPL level to terminate the serial input/output mode. Then, place the M37754FFCGP and the M37754FFCHP into the serial I/O mode back again. The serial communication circuit is reset by this operation and is ready to accept commands. The error flag alone is not cleared by this operation, so the user can examine the serial communication circuit's error conditions before reset. This examination is done by the first execution of an error check command after the reset. The error flag is cleared when the user has executed the error check command. Because the error flag is undefined immediately after power-on, always be sure to execute the error check command.


Fig. 20 Timings at error checking

DC ELECTRICAL CHARACTERISTICS
( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$, VPP $=12 \mathrm{~V} \pm 5 \%$, unless otherwise noted)
ICC, IPP-relevant standards during read, program, and erase are the same as in the parallel input/output mode. VIH, VIL, VOH, VOL, IIH, and IIL for the SCLK, SDA, BUSY, OE pins conform to the microcomputer modes.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{VPP}=12 \mathrm{~V} \pm 5 \%, f(\mathrm{XIN})=40 \mathrm{MHz}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tch | Serial transmission interval | 400 ${ }^{\text {(Note 1) }}$ |  | ns |
| tCR | Read waiting time after transmission | 400 ${ }^{\text {(Note 1) }}$ |  | ns |
| tWR | Read pulse width | $320^{(\text {Note 2) }}$ |  | ns |
| tRC | Transfer waiting time after read | 400 ${ }^{\text {(Note 1) }}$ |  | ns |
| tCRPV | Waiting time before program verify | 6 |  | $\mu \mathrm{s}$ |
| twP | Programming time |  | 10 | $\mu \mathrm{S}$ |
| tPC | Transfer waiting time after programming | 400 ${ }^{\text {(Note 1) }}$ |  | ns |
| tEC | Transfer waiting time after erase | $400^{\text {(Note 1) }}$ |  | ns |
| tc(CK) | SCLK input cycle time | 250 |  | ns |
| tw(CKH) | SCLK high-level pulse width | 100 |  | ns |
| tw(CKL) | SCLK low-level pulse width | 100 |  | ns |
| $\operatorname{tr}$ (CK) | SCLK rise time | 20 |  | ns |
| tf(CK) | SCLK fall time | 20 |  | ns |
| td(C-Q) | SDA output delay time | 0 | 90 | ns |
| th(C-Q) | SDA output hold time | 0 |  | ns |
| th(C-E) | SDA output hold time (only the 8th bit) | $120^{\text {(Note 3) }}$ | $200^{(\text {Note 4) }}$ | ns |
| tsu(D-C) | SDA input set up time | 30 |  | ns |
| th(C-D) | SDA input hold time | 90 |  | ns |

Notes 1: When $f(X i \mathrm{~N})=25 \mathrm{MHz}$ or less, calculate the minimum value according to formula 1 .

$$
\text { Formula } 1: \frac{1 \times 10}{f(\mathrm{XIN})} \times 10^{9}
$$

2: When $f(X I N)=25 \mathrm{MHz}$ or less, calculate the minimum value according to formula 2 .
Formula $2: \frac{1 \times 8}{f(X I N)} \times 10^{9}$
3: When $f(X I N)=25 \mathrm{MHz}$ or less, calculate the minimum value according to formula 3 .
Formula $3: \frac{1 \times 3}{f(X I N)} \times 10^{9}$
4: When $f($ XIN $)=25 \mathrm{MHz}$ or less, calculate the minimum value according to formula 4
Formula $4: \frac{1 \times 5}{f(X I N)} \times 10^{9}$

AC waveforms


## Flash memory mode-3 (CPU reprogramming mode)

The M37754FFCGP and the M37754FFCHP have the CPU reprogramming mode where a built-in flash memory is handled by the central processing unit (CPU). 112 Kbytes (addresses 00100016 to 00EFFF16 and addresses 01100016 to 01EFFF16) of the 120-Kbyte flash memory shown in Figure 1 can be reprogrammed (erase and program). Remaining 8 Kbytes of the flash memory (addresses 00F00016 to 010FFF16) cannot be reprogrammed, but can be read. (It is possible to reprogram this remaining 8 Kbytes in the parallel I/O mode and the serial I/O mode). This area of 8 Kbytes can be used as an area where the control program of CPU reprogramming mode is stored.
In CPU reprogramming mode, the flash memory is handled by writing and reading to/from the flash memory control register (see Figure 21) and the flash command register (see Figure 22).
The CNVss pin is used as the VPP power supply pin in CPU reprogramming mode. It is necessary to apply the power-supply voltage of VPPH from the external to this pin.

## Functional outline (Parallel input/output mode)

Figure 21 shows the flash memory control register bit configuration.

Figure 22 shows the flash command register bit configuration. Bit 0 of the flash memory control register is the CPU reprogramming mode select bit. When this bit is set to " 1 " and VPPH is applied to the CNVss/VPP pin, the CPU reprogramming mode is selected. Whether the CPU reprogramming mode is realized or not is judged by reading the CPU reprogramming mode monitor flag (bit 3 of the flash memory control register).
Bit 1 is a busy flag which becomes " 1 " during auto erase, erase, and program execution.
Whether these operations have been completed or not is judged by checking this flag after each command of auto erase, erase, and the program is executed.
Bits 4, 5 of the flash memory control register are the erase/program area select bits. These bits specify an area where auto erase, erase, and program is operated. When the auto erase and the erase commands are executed after an area is specified by these bits, only the specified area is erased. Only for the specified area, programming is enabled; for the other areas, programming is disabled.
Figure 23 shows the processor mode register 0 bit configuration in the CPU reprogramming mode. Set bit 1 to " 0 " (single-chip or memory expansion mode) in the CPU reprogramming mode. Set bit 2 (internal memory access bus cycle select bit) to " 0 ."
Be sure to set data length select flag m to " 1 " ( 8 -bit length) beforehand because writing and reading of data are operated in unit of byte.


Notes 1: Bit 0 can be reprogrammed only when 0 V is applied to the CNVSs/VPP pin.
2: When bit 0 is "1," the processor mode does not change even if VPPH is applied to the CNVSS/VPP pin.

Fig. 21 Flash memory control register bit configuration

## CPU reprogramming mode operation procedure

The operation procedure in CPU reprogramming mode is described below.
< Beginning procedure >
(1) Apply 0 V to the CNVss/VPP pin for reset release.
(2) Set the processor mode register 0 (see Figure 23).
(3) After CPU reprogramming mode control program is transferred to internal RAM, jump to this control program on RAM. (The following operations are controlled by this control program).
(4) Set "1" (8-bit length) to data length select flag $m$.
(5) Set "1" to the CPU reprogramming mode select bit.
© Apply VppH to the CNVss/Vpp pin.
(7) Read the CPU reprogramming mode monitor flag to confirm whether the CPU reprogramming mode is valid.
(8) The operation of the flash memory is executed by software-com-mand-writing to the flash command register .
Note: The following are necessary other than this:
-Control for data which is input from the external (serial I/O etc.) and to be programmed to the flash memory
-Initial setting for ports etc.
-Writing to the watchdog timer
< Release procedure >
(1) Apply OV to the CNVss/Vpp pin.
(2) Set the CPU reprogramming mode select bit to " 0 ."

Each software command is explained as follows.

## Read command

When "0016" is written to the flash command register, the M37754FFCGP and the M37754FFCHP enter the read mode. The contents of the corresponding address can be read by reading the flash memory (For instance, with the LDA instruction etc.) under this condition.
The read mode is maintained until another command code is written to the flash command register. Accordingly, after setting the read mode once, the contents of the flash memory can continuously be read.
After reset and after the reset command is executed, the read mode is set.


Fig. 23 Processor mode register 0 bit configuration in CPU rewriting mode

## Program command

When " 4016 " is written to the flash command register, the M37754FFCGP and the M37754FFCHP enter the program mode. Subsequently to this, if the instruction (for instance, STA or LDM instruction) for writing byte data in the address to be programmed is executed, the control circuit of the flash memory executes the program. The auto erase/erase/program busy flag of the flash memory control register is set to " 1 " when the program starts, and becomes " 0 " when the program is completed. Accordingly, after the write instruction is executed, CPU can recognize the completion of the program by polling this bit.
The programmed area must be specified beforehand by the erase/ program area select bits.
During programming, watchdog timer stops with "FFF16" set.
Note: A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 24 for the flow chart of the programming.

## Program verify command

When "C016" is written to the flash command register, the M37754FFCGP and the M37754FFCHP enter the program verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified (i.e., previously programmed address), the contents which has been written to the address actually is read.
CPU compares this read data with data which has been written by the previous program command. In consequence of the comparison, if not agreeing, the operation of "program $\rightarrow$ program verify" must be executed again.

## Erase command

When writing "2016" twice continuously to the flash command register, the flash memory control circuit performs erase to the area specified beforehand by the erase/program area select bits.
Auto erase/erase/program busy flag of the flash memory control register becomes " 1 " when erase begins, and it becomes " 0 " when erase completes. Accordingly, CPU can recognize the completion of erase by polling this bit.
Data " 0016 " must be written to all areas to be erased by the program and the program verify commands before the erase command is executed.
During programming, watchdog timer stops with "FFF16" set.
Note: The erasing operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 24 for the erasing flowchart.

## Erase verify command

When "A016" is written to the flash command register, the M37754FFCGP and the M37754FFCHP enter the erase verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified, the contents of the address is read.
CPU must erase and verify to all erased areas in a unit of address. If the address of which data is not "FF16" (i.e., data is not erased) is found, it is necessary to discontinue erasure verification there, and execute the operation of "erase $\rightarrow$ erase verify" again.
Note: By executing the operation of "erase $\rightarrow$ erase verify" again when the memory not erased is found. It is unnecessary to write data " 0016 " before erasing in this case.


Fig. 24 Flowchart when program/erase/auto erase is executed (1)

## Auto erase command

When writing "3016" twice continuously to the flash command register, the flash memory control circuit executes the auto erase sequence described below for the area specified beforehand by the erase/program area select bits.
(1) Data " 0016 " is written to the area to be erased in the flash memory.
(2) The erasure is executed.
(3) The contents of the erased flash memory is erase-verified one by one. When the address which is not erased is found, verification is interrupted, and after the erase command is executed again, erase-verification is operated again.
(4) When the erasure of all areas specified to be erased, is confirmed by erase-verify-operation, the auto erase command is ended.
The auto erase/erase/program busy flag of the flash memory control register becomes " 1 " when auto erase starts, and becomes " 0 " when auto erase completes. Accordingly, CPU can recognize the completion of auto erase by polling this bit.
During auto erase, watchdog timer stops with "FF16" set.
Note: When the flash memory is erased by using the auto erase command, it is unnecessary to execute the erase and erase verify commands. Figure 25 shows the flowchart when auto erase is executed.

DC electric characteristics
Note: The characteristic of the flash memory part are the same as the standard of the parallel I/O mode.

AC electric characteristics
Note: The characteristics are the same as the standards of the microcomputer mode.

## Reset command

The reset command is a command to discontinue the program, erase, or the auto erase command on the way. When "FF16" is written to the command register two times continuously after "4016," "2016," or " 3016 " is written to the flash command register, the program, erase, or auto erase command becomes invalid (reset), and the M37754FFCGP and the M37754FFCHP enters the reset mode. The contents of the memory does not change even if the reset command is executed.


Fig. 25 Flowchart when program/erase/auto erase is executed (2)

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Ratings | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | -0.3 to 7 | V |
| AVcc | Analog power source voltage | -0.3 to 7 | V |
| VI | Input voltage $\overline{R E S E T}, \mathrm{CNVss}$, BYTE | -0.3 to 12 (Note) | V |
| VI | ```Input voltage P00-P07, P10-P17, P20-P23, P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P95, P100-P107, P110-P117, Vref, XIN``` | -0.3 to Vcc+0.3 | V |
| Vo | $\begin{aligned} & \text { Output voltage } \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23, \mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47, \\ & \\ & \mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87, \mathrm{P} 90-\mathrm{P} 95, \\ & \mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117, \mathrm{X} 0 \mathrm{~T}, \overline{\mathrm{E}} \end{aligned}$ | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | 300 | mW |
| Topr | Operating temperature | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temerature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note: For the CNVss pin, this is 12.6 V when programming to the flash memory.
RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Supply voltage |  | 4.5 | 5.0 | 5.5 | V |
| AVcc | Analog supply voltage |  |  | Vcc |  | V |
| Vss | Supply voltage |  |  | 0 |  | V |
| AVss | Analog supply voltage |  |  | 0 |  | V |
| VIH | High-level input voltage P00-P07, P10-P17, P20-P23, P27, P30-P33, P40-P47, <br>  P50-P57, P60-P67, P70-P77, P80-P87, P90-P95, XIN, |  | 0.8 Vcc |  | Vcc | V |
| VIH | High-level input voltage P100-P107, P110-P117 (in single-chip mode) |  | 0.8 Vcc |  | Vcc | V |
| VIH | High-level input voltage P100-P107, P110-P117 <br> (in memory expansion mode and microprocessor mode) |  | 0.5 Vcc |  | Vcc | V |
| VIL | Low-level input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23, \mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47$, <br>  P50-P57, P60-P67, P70-P77, P80-P87, P90-P95, XIN, <br>  RESET, CNVSS, BYTE |  | 0 |  | 0.2 Vcc | V |
| VIL | Low-level input voltage P100-P107, P110-P117 (in single-chip mode) |  | 0 |  | 0.2 Vcc | V |
| VIL | Low-level input voltage P100-P107, P110-P117 <br> (in memory expansion mode and microprocessor mode) |  | 0 |  | 0.16 Vcc | V |
| IOH (peak) | High-level peak output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23, \mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47$, <br>  P50-P57, P60-P67, P70-P77, P80-P87, P90-P92, P95, <br>  $\mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117$ |  |  |  | -10 | mA |
| IOH (peak) | P93, P94 |  |  |  | -20 | mA |
| IOH(avg) | High-level average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23, \mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47$, <br> $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87, \mathrm{P} 90-\mathrm{P} 92, \mathrm{P95}$,  <br> $\mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117$  |  |  |  | -5 | mA |
| IOH(avg) | P93, P94 |  |  |  | -15 | mA |
| IOL(peak) | Low-level peak output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23, \mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 54-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87, \mathrm{P} 90, \mathrm{P} 95$, <br>  $\mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117$ |  |  |  | 10 | mA |
| IOL(peak) | P50-P53, P91-P94 |  |  |  | 20 | mA |
| IOL(avg) | Low-level average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23, \mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 54-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87, \mathrm{P} 90, \mathrm{P} 95$, <br>  $\mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117$ |  |  |  | 5 | mA |
| IOL(avg) | P50-P53,P91-P94 |  |  |  | 15 | mA |
| $f(X I N)$ | External clock frequency input (Note 3) | Low-speed running |  |  | 25 | MHz |
|  |  | High-speed running |  |  | 40 |  |

Notes 1: Average output current is the averaage value of a 100 ms interval.
2: The sum of loL(peak) for ports P0, P1, P2, P3, P8, P10, and P11 must be 80 mA or less, the sum of loh(peak) for ports P0, P1, P2, P3, P8, P10, and P11 must be 80 mA or less, the sum of loL(peak) for ports P4, P5, P6, P7, and P9 must be 110 mA or less, the sum of IOH (peak) for ports P4, P5, P6, P7, and P9 must be 80 mA or less.
3: When the clock source select bit is " 1 ," $f($ XIN )'s maximum limit is 12.5 MHz at low-speed running and is 20 MHz at high-speed running.

ELECTRICAL CHARACTERISTICS (Vcc =5 V, Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=40 \mathrm{MHz}$ (Note))

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VOH | High-level output voltage$\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23$,  <br> $\mathrm{P} 27, \mathrm{P} 311 \mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47$  <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77$, <br> $\mathrm{P} 80-\mathrm{P} 87, \mathrm{P} 90-\mathrm{P9} 2, \mathrm{P} 95$,  <br> $\mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117$  | $\mathrm{IOH}=-10 \mathrm{~mA}$ |  | 3.4 |  |  | V |
| VOH | $\begin{aligned} & \hline \text { High-level output voltage } \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23, \\ & \mathrm{P} 27, \mathrm{P} 31, \mathrm{P} 33, \mathrm{P9},-\mathrm{P9}, \\ & \mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117 \end{aligned}$ | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |  | 4.8 |  |  | V |
| VOH | High-level output voltage E, P30, P32 | $\mathrm{IOH}=-10 \mathrm{~mA}$ |  | 3.4 |  |  | V |
|  |  | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |  | 4.8 |  |  |  |
| VOH | High-level output voltage P93, P94 | $\mathrm{IOH}=-15 \mathrm{~mA}$ |  | 3.4 |  |  | V |
|  |  | $\mathrm{IOH}=-600 \mu \mathrm{~A}$ |  | 4.8 |  |  |  |
| VoL | Low-level output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23$, <br>  $\mathrm{P} 27, \mathrm{P} 31, \mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 54-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77$, <br>  $\mathrm{P} 80-\mathrm{P} 87, \mathrm{P} 90, \mathrm{P} 95$, <br>  $\mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117$ | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  |  | 2 | V |
| VoL | Low-level output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23$, <br>  $\mathrm{P} 27, \mathrm{P} 31, \mathrm{P} 33, \mathrm{P} 90$, <br> $\mathrm{P} 100-\mathrm{P} 107, \mathrm{P} 110-\mathrm{P} 117$  | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  |  | 0.45 | V |
| VoL | Low-level output voltage $\overline{\mathrm{E}}, \mathrm{P} 30, \mathrm{P} 32$ | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  |  | 1.6 | V |
|  |  | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  |  | 0.4 |  |
| VoL | Low-level output voltage P50-P53, P91-P94 | $\mathrm{IOL}=20 \mathrm{~mA}$ |  |  |  | 2 | V |
|  |  | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  |  | 0.4 |  |
|  |  |  |  | 0.4 |  | 1 | V |
| V $\mathrm{T}_{+}$- $\mathrm{V} \mathrm{T}_{-}$ | Hysteresis $\overline{\text { RESET, }}$ HOLD, $\overline{\text { RDY }}$ |  |  | 0.2 |  | 0.5 | V |
| V $\mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis XIN |  |  | 0.1 |  | 0.3 | V |
| IIH | $\begin{array}{ll} \hline \text { High-level input current } & \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 23, \\ \mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 33, \mathrm{P} 40-\mathrm{P} 47, \\ \mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \\ \mathrm{P} 80-\mathrm{P} 87, \mathrm{P} 90-\mathrm{P} 95, \\ & \text { P100-P107, P110-P117, XIN, } \\ & \text { RESET, CNVSS, BYTE } \end{array}$ | $\mathrm{VI}=5 \mathrm{~V}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| IIL | Low-level input current P00-P07, P10-P17, P20-P23, <br>  P22, P30-P33, P40-P47, <br>  P50-P53, P60-P67, P70-P77, <br>  P80-P87, P90-P95, <br>  P100-P107, P111-P117, XIN, <br>  RESET, CNV $10, ~ B Y T E ~$ | $\mathrm{VI}=0 \mathrm{~V}$ |  |  |  | -5 | $\mu \mathrm{A}$ |
| IIL | Low-level input current P54-P57, P95 | $\mathrm{VI}=0 \mathrm{~V}$, No pul | ll-up transistor |  |  | -5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VI}=0 \mathrm{~V}$, Pull-up | p transistor used | -0.25 | -0.5 | -1.0 | mA |
| VRam | RAM hold voltage | When clock is s | stoped. | 2 |  |  | V |
| ICC | Power supply current (target value) | Output-only pin is open and other pins are Vss during reset. | $\mathrm{f}(\mathrm{XIN})=40 \mathrm{MHz}$, square waveform (Note) |  | 25 | 50 | mA |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \text { when cloock } \\ & \text { is stopped. } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ when clcock is stopped. |  |  | 20 |  |

Note: $f($ XIN $)=20 \mathrm{MHz}$ when the clock source select bit $=" 1 . "$

## A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = $5 \mathrm{~V} \pm 10 \%$, Vss = AVss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, the clock source select bit $=0$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
|  | Resolution | VREF $=$ Vcc |  | A-D converter selected |  |  | 10 | Bits |
|  |  |  |  | Comparator selected |  |  | $\frac{1}{256}$ VreF | V |
|  | Absolute accuracy | VREF $=$ Vcc | $\begin{aligned} & 250 \mathrm{kHz} \leq \phi \mathrm{AD} \\ & \leq 12.5 \mathrm{MHz} \end{aligned}$ | 10-bit mode |  |  | $\pm 3$ | LSB |
|  |  |  |  | 8-bit mode |  |  | $\pm 2$ | LSB |
|  |  |  |  | Comparator |  |  | $\pm 40$ | mV |
|  |  |  | $\begin{aligned} & 250 \mathrm{kHz} \leq \phi \mathrm{AD} \leq \\ & 20 \mathrm{MHz} \text { (Note 1) } \end{aligned}$ | 8-bit mode |  |  | $\pm 3$ | LSB |
|  |  |  |  | Comparator |  |  | $\pm 60$ | mV |
| RLAdDER | Ladder resistance | VREF = VCC |  |  | 5 |  | 20 | k $\Omega$ |
| tCONV | Conversion time | High-speed running $(f(\mathrm{XIN}) \leq 40 \mathrm{MHz})$ <br> (Note 2) | $\begin{aligned} & \phi A D=f(X I N) / 4 \\ & \text { selected } \end{aligned}$ | 10-bit mode | 5.9 |  |  | $\mu \mathrm{S}$ |
|  |  |  |  | 8-bit mode | 4.9 |  |  |  |
|  |  |  |  | Comparator | 1.4 |  |  |  |
|  |  |  | $\begin{aligned} & \phi A D=f(X I N) / 2 \\ & \text { selected } \end{aligned}$ | 8-bit mode | 2.45 |  |  |  |
|  |  |  |  | Comparator | 0.7 |  |  |  |
|  |  | Low-speed running $(f(\mathrm{XIN}) \leq 25 \mathrm{MHz})($ Note 2) |  | 10-bit mode | 4.72 |  |  |  |
|  |  |  |  | 8-bit mode | 3.92 |  |  |  |
|  |  |  |  | Comparator | 1.12 |  |  |  |
| Vref | Reference voltage |  |  |  | 2.7 |  | Vcc | V |
| VIA | Analog input voltage |  |  |  | 0 |  | VREF | V |

Notes 1: This is valid when the high-speed running is selected.
2. When the clock source select bit $=1, f(\mathrm{XIN})$ is 20 MHz or less at the high-speed running, and $f(\mathrm{XIN})$ is 12.5 MHz or less at the low-speed running.

## D-A CONVERTER CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{VREF}=5 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy |  |  |  | $\pm 1.0$ | \% |
| tsu | Set time |  |  |  | 3 | $\mu \mathrm{s}$ |
| Ro | Output resistance |  | 1 | 2.5 | 4 | k $\Omega$ |
| IVREF | Reference power supply input current | (Note) |  |  | 3.2 | mA |

Note: The test conditions are as follows:

- One D-A converter is used.
- The D-A register value of the unused D-A converter is "0016."
- The reference power supply input current of the ladder resistance of the A-D converter is excluded.

PERIPHERAL DEVICE INPUT/OUTPUT TIMING (Vcc = $5 \mathrm{~V} \pm 10 \%, \mathrm{Vcc}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

* If the values depends on external clock frequency $f(X I N)$, formulas of the limits are shown below. Also, the values at $f(X I N)=40 \mathrm{MHz}$ in highspeed running and at $f(X I N)=25 \mathrm{MHz}$ in low-speed running are shown in ( ). At this time, the clock source select bit is " 0 ." When the clock source select bit is " 1 ", regard $f(X I N)$ in tables as $2 \cdot f(X I N)$.
* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

Timer A input (Count input in event counter mode)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAiln input cycle time | 80 |  | ns |
| tw(TAH) | TAils input high-level pulse width | 40 |  | ns |
| tw(TAL) | TAils input low-level pulse width | 40 |  | ns |

Timer A input (Gating input in timer mode)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| tc( ${ }^{\text {PA) }}$ | TAilN input cycle time | $\mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ | $\frac{16 \times 10^{9}}{f(X I N)} \quad(400)$ |  | ns |
|  |  | $(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(X I N)} \quad(320)$ |  | ns |
| tw (TAH) | TAilN input high-level pulse width | $\mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(X I N)} \quad(200)$ |  | ns |
|  |  | $\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{4 \times 10^{9}}{f(X I N)} \quad(160)$ |  | ns |
| tw(TAL) | TAiln input low-level pulse width | $\mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(\mathrm{XIN})} \quad(200)$ |  | ns |
|  |  | $\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{4 \times 10^{9}}{f(X I N)} \quad(160)$ |  | ns |

Note : The TAiln input cycle time requires 4 or more cycles of count source. The TAilN input high-level pulse width and the TAiln input low-level pulse width respectively require 2 or more cycles of the count source. The limits in the table are the values when the count source is $f($ (XIN $) / 4$ in high-speed running $(f(X i n) \leq 40 \mathrm{MHz})$ and when the count source is $f(\mathrm{XIN}) / 2$ in low-speed running ( $f(\mathrm{XIN}) \leq 25 \mathrm{MHz})$. At this time, the clock source select bit is " 0 ."

Timer A input (External trigger input in one-shot pulse mode)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| tc(TA) | TAilN input cycle time | $\mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(\text { XIN })} \quad$ (200) |  | ns |
|  |  | $\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{4 \times 10^{9}}{f(\text { XIN })} \quad(160)$ |  | ns |
| tw(TAH) | TAiln input high-level pulse width |  | 80 |  | ns |
| tw(TAL) | TAils input low-level pulse width |  | 80 |  | ns |

Timer A input (External trigger input in pulse width modulation mode)

| Symbol |  | Limits |  |  |
| :--- | :--- | :---: | :---: | :---: |
|  | Unit |  |  |  |
| tw(TAH) |  | Min. | Max. |  |
| tw(TAL) | TAilN input low-level pulse width | 80 |  | ns |

Timer A input (Up-down input in event counter mode)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(UP) | TAiout input cycle time | 2000 |  | ns |
| tw(UPH) | TAiout input high-level pulse width | 1000 |  | ns |
| tw(UPL) | TAiout input low-level pulse width | 1000 |  | ns |
| tsu(UP-Tin) | TAiout input setup time | 400 |  | ns |
| th(Tin-UP) | TAiout input hold time | 400 |  | ns |

Timer A input (Two-phase pulse input in event counter mode)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAiln input cycle time | 800 |  | ns |
| tsu(TAjiN-TAjout) | TAjin input setup time | 200 |  | ns |
| tsu(TAjout-TAjin) | TAjout input setup time | 200 |  | ns |

- Count input in event counter mode
- Gating input in timer mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode

- Up-down and count input in event counter mode


TAiout input
(Up-down input)
(When count by falling)
TAiln input
(When count by rising)


- Two-phase pulse input in event counter mode

TAjin input

TAjout input


Test conditions

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 10$ \%
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{VIH}=4.0 \mathrm{~V}$

Timer B input (Count input in event counter mode)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiln input cycle time (one edge count) | 80 |  | ns |
| tw(TBH) | TBiln input high-level pulse width (one edge count) | 40 |  | ns |
| tw(TBL) | TBiin input low-level pulse width (one edge count) | 40 |  | ns |
| tc(TB) | TBiin input cycle time (both edge count) | 160 |  | ns |
| tw(TBH) | TBiln input high-level pulse width (both edge count) | 80 |  | ns |
| tw(TBL) | TBiin input low-level pulse width (both edge count) | 80 |  | ns |

Timer B input (Pulse period measurement mode)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| tc( TB ) | TBiIN input cycle time | $f(X I N) \leq 40 \mathrm{MHz}$ | $\frac{16 \times 10^{9}}{f(X I N)}$ |  | ns |
|  |  | $\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(X I N)} \quad(320)$ |  | ns |
| tw(TBH) | TBiIN input high-level pulse width | $f($ XIN $) \leq 40 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{\frac{f(X I N)}{}} \quad(200)$ |  | ns |
|  |  | $f(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{4 \times 10^{9}}{f(X I N)} \quad(160)$ |  | ns |
| tw(TBL) | TBiIN input low-level pulse width | $f(X I N) \leq 40 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(X I N)} \quad(200)$ |  | ns |
|  |  | $\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{4 \times 10^{9}}{f(X I N)} \quad(160)$ |  | ns |

Note : The TBiin input cycle time requires 4 or more cycles of count source. The TBiin input high-level pulse width and the TBiin input low-level pulse width respectively require 2 or more cycles of the count source. The limits in the table are the values when the count source is $f($ XIN $) / 4$ in high-speed running $(f(\mathrm{XIN}) \leq 40 \mathrm{MHz})$ and when the count source is $f(\mathrm{XIN}) / 2$ in low-speed running $(\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz})$. At this time, the clock source select bit is " 0 ."

Timer B input (Pulse width measurement mode)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| tc(TB) | TBiln input cycle time | $\mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ | $\frac{16 \times 10^{9}}{f(X I N)}$ |  | ns |
|  |  | $\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(X I N)} \quad(320)$ |  | ns |
| tw(TBH) | TBiIN input high-level pulse width | $\mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(X I N)} \quad(200)$ |  | ns |
|  |  | $\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{4 \times 10^{9}}{f(X I N)} \quad(160)$ |  | ns |
| tw(TBL) | TBiIN input low-level pulse width | $\mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(X I N)} \quad(200)$ |  | ns |
|  |  | $\mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ | $\frac{4 \times 10^{9}}{f(X I N)} \quad(160)$ |  | ns |

Note : The TBiin input cycle time requires 4 or more cycles of count source. The TBiin input high-level pulse width and the TBiin input low-level pulse width respectively require 2 or more cycles of the count source. The limits in the table are the values when the count source is $f($ XIN $) / 4$ in high-speed running $(f(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ ) and when the count source is $\mathrm{f}(\mathrm{XIN}) / 2$ in low-speed running $(\mathrm{f}(\mathrm{XiN}) \leq 25 \mathrm{MHz})$. At this time, the clock source select bit is " 0 ."

## A-D trigger input

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc (AD) | $\overline{\text { ADTRG }}$ input cycle time (minimum allowable trigger) | 1000 |  | ns |
| tw(ADL) | $\overline{\text { ADTRG }}$ input low-level pulse width | 125 |  | ns |

## Serial I/O

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 |  | ns |
| tw(CKH) | CLKi input high-level pulse width | 100 |  | ns |
| tw(CKL) | CLKi input low-level pulse width | 100 |  | ns |
| td(C-Q) | TxDi output delay time |  | 80 | ns |
| th(C-Q) | TxDi hold time | 0 |  | ns |
| tsu(D-C) | RxDi input setup time | 20 |  | ns |
| th(C-D) | RxDi input hold time | 90 |  | ns |

## External interrupt $\overline{\mathrm{INT}} \mathrm{i}$ input

| Symbol | Parameter | Limits |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tw}(\mathrm{INH})$ | $\overline{\mathrm{INTi}}$ input high-level pulse width | 250 |  |  |
| $\mathrm{tw}(\mathrm{INL})$ | $\overline{\mathrm{NTi}}$ input low-level pulse width | ns |  |  |



ADTRG input


$\overline{\text { NTi }}$ input
Test conditions

- Vcc = $5 \mathrm{~V} \pm 10$ \%
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{VH}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$


## READY, HOLD TIMING

Timing requirements $\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=40 \mathrm{MHz}$ when the clock source select bit = "0"* unless otherwise noted)

* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

| Symbol | Parameter | Limits |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |

*: $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$ when the clock source select bit $=$ " 1 ".

Switching characteristics $\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=40 \mathrm{MHz}$ when the clock source select bit $=$ " 0 "*, unless otherwise noted)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| td( $\phi 1$-HLDA) | HLDA output delay time |  | 50 | ns |
| tpxz(HLDA-RDZ) | Floating start delay time (at hold state) |  | 50 | ns |
| tpxz(HLDA-WRZ) | Floating start delay time (at hold state) |  | 50 | ns |
| tpxz(HLDA-BHEZ) | Floating start delay time (at hold state) |  | 50 | ns |
| tpxz(HLDA-AZ) | Floating start delay time (at hold state) |  | 50 | ns |
| tpxz(HLDA-DLZZDHZ) | Floating start delay time (at hold state) |  | 50 | ns |
| tpzx(HLDA-RDZ) | Floating release delay time (at hold state) | 0 |  | ns |
| tpzx(HLDA-WRZ) | Floating release delay time (at hold state) | 0 |  | ns |
| tpzx(HLDA-BHEZ) | Floating release delay time (at hold state) | 0 |  | ns |
| tpzx(HLDA-AZ) | Floating release delay time (at hold state) | 0 |  | ns |
| tpzx(HLDA-DLZIDHZ) | Floating release delay time (at hold state) | 0 |  | ns |

[^1]$\overline{\text { RDY }}$ input (when $3-\phi$ access in high-speed running)


* RDY input is always sampled at the falling edge of $\phi 1$ just before the RD and WR signals' rise regardless of the bus mode and the number of waits.


## HOLD input

$\phi 1$
$\overline{\text { HOLD }}$ input
$\overline{\text { HLDA }}$ output
$\overline{R D}$
$\overline{W R}$

BHE output

A0-A7 output
A8-A15 output
A16-A23 output

D0-D7 output
D8-D15 output
(BYTE ="L")


Test conditions

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$
- $\overline{\text { RDY }}$ input, $\overline{\text { HOLD }}$ input : $\mathrm{VIL}=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{H}=4.0 \mathrm{~V}$
- $\overline{\mathrm{HLDA}}$ output $:$ VOL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$

Timing requirements ( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, f(\mathrm{XIN})=40 \mathrm{MHz}$ when the clock source select bit = " 0 "*, unless otherwise noted)

* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

Single-chip mode

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time (Note 1) | 25 |  | ns |
| tw(H) | External clock input high-level pulse width (Note 2) | tc/2-8 |  | ns |
| tw(L) | External clock input low-level pulse width (Note 2) | tc/2-8 |  | ns |
| tr | External clock rise time |  | 8 | ns |
| tf | External clock fall time |  | 8 | ns |
| tsu(PiD-E) | Port Pi input setup time ( $\mathrm{i}=0-11$ ) | 60 |  | ns |
| th(E-PiD) | Port Pi input hold time ( $\mathrm{i}=0-11$ ) | 0 |  | ns |

*: $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$ when the clock source select bit = " 1 "
Notes 1: When the clock source select bit = "1", tc's minimum limit is 50 ns .
2: When the clock source select bit = " 1 ", set tw( H$) / \mathrm{tc}$ and $\mathrm{tw}(\mathrm{L}) / \mathrm{tc}$ ratios to 45 to $55 \%$.

Switching characteristics (VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=40 \mathrm{MHz}$ when the clock source select bit = " 0 "*, unless otherwise noted)
(Single-chip mode)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| td(E-PiQ) | Port Pi data output delay time ( $\mathrm{i}=0-11$ ) |  | 60 | ns |

*: $f($ XIN $)=20 \mathrm{MHz}$ when the clock source select bit $=" 1 "$


## Test conditions

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$
- Intput timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{VH}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$

Timing requirements ( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=25 \mathrm{MHz}$ when the clock source select bit = " 0 "*, unless otherwise noted)

* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

Memory expansion and Microprocessor mode : Low-speed running

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time (Note 1) | 40 |  | ns |
| tw(H) | External clock input high-level pulse width (Note 2) | tc/2-8 |  | ns |
| tw(L) | External clock input low-level pulse width (Note 2) | tc/2-8 |  | ns |
| tr | External clock rise time |  | 8 | ns |
| tf | External clock fall time |  | 8 | ns |
| tsu(DH-RD) | High-order data input setup time (BYTE = "L") | 30 |  | ns |
| tsu(DL-RD) | Low-order data input setup time | 30 |  | ns |
| tsu(PiD-RD) | Port Pi input setup time ( $\mathrm{i}=4-9,11$ ) | 60 |  | ns |
| th(RD-DH) | High-order data input hold time (BYTE = "L") | 0 |  | ns |
| th(RD-DL) | Low-order data input hold time | 0 |  | ns |
| th(RD-PiD) | Port Pi input hold time ( $\mathrm{i}=4-9,11$ ) | 0 |  | ns |
| tsu(A-DL/DH) | Data setup time with address stabilized (Note 3) |  | 60 (2-ф access) | ns |
|  |  |  | 140 (3-ф access) |  |
|  |  |  | 220 (4-ф access) |  |
| tsu(CS-DL/DH) | Data setup time with chip select stabilized (Note 3) |  | 60 (2-ф access) | ns |
|  |  |  | 140 (3-ф access) |  |
|  |  |  | 220 (4-ф access) |  |
| tsu(LA-DL) | Data setup time with address stabilized (Note 3) |  | 55 (2-ф access) | ns |
|  |  |  | 135 (3-ф access) |  |
|  |  |  | 215 (4-¢ access) |  |

*: $\mathrm{f}(\mathrm{XIN})=12.5 \mathrm{MHz}$ when the clock source selet bit = " 1 "
Notes 1: When the clock source select bit = " 1 ", tc's minimum limit is 80 ns .
2: When the clock source select bit ="1", set tw(H)/tc and tw(L)/tc ratios to 45 to 55 \%.
3: Since the values depend on external clock input frequency $f(X I N)$, calculate them using the bus timing data formula on the page after the next page.

Switching characteristics $\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=25 \mathrm{MHz}$ when the clock source select bit $=$ " 0 "*, unless otherwise noted)
Memory expansion and Microprocessor mode : Low-speed running

| Symbol | Parameter | 2- $\phi$ access |  | 3- $\phi$ access |  | 4- $\phi$ access |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tw $(\phi \mathrm{H}), \mathrm{tw}(\phi \mathrm{L})$ | $\phi$ high-level pulse width, $\phi$ low-level pulse width (Note) | 20 |  | 20 |  | 20 |  | ns |
| td( $\phi 1-\mathrm{WR}$ ) | $\overline{\text { WR }}$ output delay time | -7 | 12 | -7 | 12 | -7 | 12 | ns |
| td( $\phi 1-\mathrm{RD}$ ) | $\overline{\mathrm{RD}}$ output delay time | -7 | 12 | -7 | 12 | -7 | 12 | ns |
| tw(WR) | $\overline{\text { WR }}$ low-level pulse width (Note) | 60 |  | 140 |  | 140 |  | ns |
| tw(RD) | RD low-level pulse width (Note) | 60 |  | 140 |  | 140 |  | ns |
| td(A-WR) | Address output delay time (Note) | 15 |  | 15 |  | 95 |  | ns |
| td(A-RD) | Address output delay time (Note) | 15 |  | 15 |  | 95 |  | ns |
| td(A-ALE) | Address output delay time (Note) | 8 |  | 8 |  | 55 |  | ns |
| td(BHE-WR) | BHE output delay time (Note) | 15 |  | 15 |  | 95 |  | ns |
| td(BHE-RD) | BHE output delay time (Note) | 15 |  | 15 |  | 95 |  | ns |
| td(BHE-ALE) | BHE output delay time (Note) | 8 |  | 8 |  | 55 |  | ns |
| td(CS-WR) | Chip select output delay time (Note) | 15 |  | 15 |  | 95 |  | ns |
| td(CS-RD) | Chip select output delay time (Note) | 15 |  | 15 |  | 95 |  | ns |
| td(CS-ALE) | Chip select output delay time (Note) | 8 |  | 8 |  | 55 |  | ns |
| td(WR-DLQ/DHQ) | Data output delay time |  | 35 |  | 35 |  | 35 | ns |
| tpxz(WR-DLZ/DHz) | Floating start delay time (Note) |  | 30 |  | 30 |  | 30 | ns |
| td(ALE-WR) | ALE output delay time | 4 |  | 4 |  | 4 |  | ns |
| td(ALE-RD) | ALE output delay time | 4 |  | 4 |  | 4 |  | ns |
| tw(ALE) | ALE pulse width (Note) | 22 |  | 22 |  | 62 |  | ns |
| th(WR-A) | Address hold time (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(RD-A) | Address hold time (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(WR-BHE) | $\overline{\mathrm{BHE}}$ hold time (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(RD-BHE) | $\overline{\text { BHE }}$ hold time (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(WR-CS) | Chip select hold time (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(RD-CS) | Chip select hold time (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(WR-DLQ/DHQ) | Data hold time (Note) | 15 |  | 15 |  | 15 |  | ns |
| tpzx(WR-DLZ/DHZ) | Floating release delay time | 0 |  | 0 |  | 0 |  | ns |
| td(LA-WR) | Address output delay time (Note) | 12 |  | 12 |  | 92 |  | ns |
| td(LA-RD) | Address output delay time (Note) | 12 |  | 12 |  | 92 |  | ns |
| td(LA-ALE) | Address output delay time (Note) | 5 |  | 5 |  | 52 |  | ns |
| th(ALE-LA) | Address hold time | 9 |  | 9 |  | 25 (Note) |  | ns |
| tpxz(RD-DLZ) | Floating start delay time |  | 5 |  | 5 |  | 5 | ns |
| tpzx(RD-DLZ) | Floating release delay time (Note) | 18 |  | 18 |  | 18 |  | ns |
| td(WR-PiQ) | Port Pi data output delay time ( $\mathrm{i}=4-9,11$ ) |  | 60 |  | 60 |  | 60 | ns |

*: $\mathrm{f}(\mathrm{XIN})=12.5 \mathrm{MHz}$ when the clock source selet bit = "1"
Note: Since the values depend on external clock input frequency $f(X I N)$, calculate them using the bus timing data formula on the next page.

## Bus timing data formulas

Memory expansion and Microprocessor mode : Low-speed running (Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN}) \leq 25 \mathrm{MHz}$ when the clock source select bit = "0"*, unless otherwise noted)

| Symbol | Parameter | 2- $\phi$ access | 3- $\phi$ access | 4- $\phi$ access | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tsu(A-DL/DH) | Data setup time with address stabilized | $\frac{3 \times 10^{9}}{f(X I N)}-60$ | $\frac{5 \times 10^{9}}{f(\mathrm{XIN})}-60$ | $\frac{7 \times 10^{9}}{f(\mathrm{XIN})}-60$ | ns |
| tsu(CS-DL/DH) | Data setup time with chip select stabilized | $\frac{3 \times 10^{9}}{f(X \operatorname{NiN})}-60$ | $\frac{5 \times 10^{9}}{f(X I N)}-60$ | $\frac{7 \times 10^{9}}{f(X I N)}-60$ | ns |
| $\mathrm{tw}(\phi \mathrm{H}), \mathrm{tw}(\phi \mathrm{L})$ | $\phi$ high-level pulse width, f low-level pulse width | $\frac{1 \times 10^{9}}{f(X \operatorname{Nin})}-20$ |  | 4 | ns |
| tw( $\overline{\mathrm{WR}})$, tw( $\overline{\mathrm{RD}})$ | WR, RD low-level pulse width | $\frac{2 \times 10^{9}}{f(X I N)}-20$ | $\frac{4 \times 10^{9}}{f(X I N)}-20$ | - | ns |
| td(A-WR) | Address output delay time | $\frac{1 \times 10^{9}}{f(X \operatorname{Nin})}-25$ | 4 | $\frac{3 \times 10^{9}}{f(X I N)}-25$ | ns |
| td(A-RD) | Address output delay time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-25$ | $\longleftarrow$ | $\frac{3 \times 10^{9}}{f(X I N)}-25$ | ns |
| td(A-ALE) | Address output delay time | $\frac{1 \times 10^{9}}{f(X I N)}-32$ | $\square$ | $\frac{3 \times 10^{9}}{f(X I N)}-65$ | ns |
| td(BHE-WR) | BHE output delay time | $\frac{1 \times 10^{9}}{f(X I N)}-25$ | $\square$ | $\frac{3 \times 10^{9}}{f(X I N)}-25$ | ns |
| td(BHE-RD) | BHE outupt delay time | $\frac{1 \times 10^{9}}{f(X I N)}-25$ | $\square$ | $\frac{3 \times 10^{9}}{f(X I N)}-25$ | ns |
| td(BHE-ALE) | BHE output delay time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-32$ | 4 | $\frac{3 \times 10^{9}}{f(X I N)}-65$ | ns |
| td(CS-WR) | Chip select output delay time | $\frac{1 \times 10^{9}}{f(X I N)}-25$ |  | $\frac{3 \times 10^{9}}{f(X I N)}-25$ | ns |
| td(CS-RD) | Chip select output delay time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-25$ | 4 | $\frac{3 \times 10^{9}}{f(X I N)}-25$ | ns |
| td(CS-ALE) | Chip select output delay time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-32$ | 4 | $\frac{3 \times 10^{9}}{f(X I N)}-65$ | ns |
| tw(ALE) | ALE pulse width | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-18$ | 4 | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-18$ | ns |
| th(WR-A) | Address hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-30$ |  | 4 | ns |
| th(RD-A) | Address hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-30$ | 4 | 4 | ns |
| td(WR-BHE) | BHE hold time | $\frac{1 \times 10^{9}}{f(X I N)}-30$ | 4 | 4 | ns |
| td(RD-BHE) | BHE hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-30$ | 4 | - | ns |
| td(WR-CS) | Chip select hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-30$ | 4 | 4 | ns |
| td(RD-CS) | Chip select holt time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-30$ | 4 | 4 | ns |
| th(WR-DLQ/DHQ) | Data hold time | $\frac{1 \times 10^{9}}{f(X I N)}-25$ | 4 | 4 | ns |
| tpxz(WR-DLZ/DHZ) | Floating start delay time | $\frac{1 \times 10^{9}}{f(X I N)}-10$ |  | $\longleftarrow$ | ns |
| tsu(LA-DL) | Data setup time with address stabilized | $\frac{3 \times 10^{9}}{f(X I N)}-65$ | $\frac{5 \times 10^{9}}{f(X I N)}-65$ | $\frac{7 \times 10^{9}}{f(X I N)}-65$ | ns |
| td(LA-WR) | Address output delay time | $\frac{1 \times 10^{9}}{f(X I N)}-28$ |  | $\frac{3 \times 10^{9}}{f(X I N)}-28$ | ns |
| td(LA-RD) | Address output delay time | $\frac{1 \times 10^{9}}{f(X I N)}-28$ | - | $\frac{3 \times 10^{9}}{f(X I N)}-28$ | ns |
| td(LA-ALE) | Address output delay time | $\frac{1 \times 10^{9}}{f(X I N)}-35$ | 4 | $\frac{2 \times 10^{9}}{f(X I N)}-28$ | ns |
| th(ALE-LA) | Address hold time | - | $\square$ | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | ns |
| tpzx(RD-DLZ) | Floating release delay time | $\frac{1 \times 10^{9}}{f(X I N)}-22$ | 4 | 4 | ns |

*: $\mathrm{f}(\mathrm{XIN}) \leq 12.5 \mathrm{MHz}$ when the clock source select bit $=$ " 1 "
Note: When the clock source select bit is " 1 ", regard $f(X I N)$ in tables as $2 \cdot f(X I N)$.
(when 2- $\phi$ access in low-speed running <Write>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal $\overline{\mathrm{CS}} 4$ is accessed

| Test conditions (except Port Pi, $\mathrm{f}(\mathrm{XIN})$ ) | Test conditions (Port Pi, $\mathrm{f}(\mathrm{XIN})$ ) |
| :--- | :--- |
| - $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ |  |
| - Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=5 \mathrm{~V} \pm 10 \%$ |  |
| - Data input $: \mathrm{VIL}=0.8 \mathrm{~V}, \mathrm{VIH}=2.5 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$ |  |
|  | - Input timing voltage : $\mathrm{VIL}=1.0 \mathrm{~V}, \mathrm{VIH}=4.0 \mathrm{~V}$ |
|  | - Output timing voltage $: \mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$ |

(when 2- $\phi$ access in low-speed running <Read>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal $\overline{\mathrm{CS}_{4}}$ is accessed

Test conditions (except Port Pi, f(XIN))

- VCC = $5 \mathrm{~V} \pm 10$ \%
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : $\mathrm{VIL}=0.8 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=2.5 \mathrm{~V}$
est conditions (Port Pi, f(XIN))
- $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$
- Input timing voltage: $\mathrm{VIL}=1.0 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 3- $\phi$ access in low-speed running <Write>)
f(XIN)
$\phi 1$
$\overline{R D}$
$\overline{W R}$

ALE output
$\overline{\text { BHE }}$ output

A0-A7 output
A8-A15 output
A16-A23 output
$\overline{\mathrm{CS} 0}-\overline{\mathrm{CS} 4}$ output

Do-D7 output
D8-D15 output (BYTE = "L")

Do/LA0-D7/LA7 output (multiplex bus (Note))

Port Pi output


Note: These become a multiplex bus only when all of the following conditions are satisfied:
-BYTE = "H"
-Multiplex bus select bit = " 1 "
-While the address which corresponds to chip select signal $\overline{\mathrm{CS}} 4$ is accessed

Test conditions (except Port Pi, $\mathrm{f}(\mathrm{XIN})$ )

- Vcc = $5 \mathrm{~V} \pm 10 \%$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : VIL $=0.8 \mathrm{~V}$, $\mathrm{VIH}=2.5 \mathrm{~V}$

Test conditions (Port Pi, f(XIN))

- Vcc = $5 \mathrm{~V} \pm 10 \%$
- Input timing voltage : $\mathrm{VIL}=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{~V}=4.0 \mathrm{~V}$
- Output timing voltage : VOL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 3- $\phi$ access in low-speed running <Read>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = " 1 "
- While the address which corresponds to chip select signal $\overline{\mathrm{CS}} 4$ is accessed

Test conditions (except Port Pi, f(XIN))

- Vcc = $5 \mathrm{~V} \pm 10$ \%
- Output timing voltage : VoL $=0.8 \mathrm{~V}, \mathrm{VoH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : $\mathrm{VIL}=0.8 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=2.5 \mathrm{~V}$

Test conditions (Port Pi, f(XIN))

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 10$ \%
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{VIH}=4.0 \mathrm{~V}$
- Output timing voltage : VoL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 4- $\phi$ access in low-speed running <Write>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = " 1 "
- While the address which corresponds to chip select signal $\overline{\mathrm{CS} 4}$ is accessed

Test conditions (except Port Pi, f(Xin))

- Vcc = $5 \mathrm{~V} \pm 10$ \%
- Output timing voltage : VoL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : VIL $=0.8 \mathrm{~V}, \mathrm{~V}$ IH $=2.5 \mathrm{~V}$

Test conditions (Port Pi, f(XIN))

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 10$ \%
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{VH}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VoL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 4- $\phi$ access in low-speed running <Read>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal $\overline{\mathrm{CS} 4}$ is accessed

Test conditions (except Port Pi, $\mathrm{f}(\mathrm{XIN})$ )

- Vcc = $5 \mathrm{~V} \pm 10 \%$
- Output timing voltage : VoL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : $\mathrm{VIL}=0.8 \mathrm{~V}, \mathrm{VIH}=2.5 \mathrm{~V}$

Test conditions (Port Pi, f(XIN))

- Vcc $=5 \mathrm{~V} \pm 10 \%$
- Input timing voltage: $\mathrm{VIL}=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{VH}=4.0 \mathrm{~V}$
- Output timing voltage : VOL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$

Timing requirements $\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=40 \mathrm{MHz}$ when the clock source select bit = " 0 "*, unless otherwise noted)

* The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.

Memory expansion and Microprocessor mode : High-speed running

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time (Note 1) | 25 |  | ns |
| tw(H) | External clock input high-level pulse width (Note 2) | tc/2-8 |  | ns |
| tw(L) | External clock input low-level pulse width (Note 2) | tc/2-8 |  | ns |
| tr | External clock rise time |  | 8 | ns |
| tf | External clock fall time |  | 8 | ns |
| tsu(DH-RD) | High-order data input setup time (BYTE = "L") | 30 |  | ns |
| tsu(DL-RD) | Low-order data input setup time | 30 |  | ns |
| tsu(PiD-RD) | Port Pi input setup time ( $\mathrm{i}=4-9,11$ ) | 60 |  | ns |
| th(RD-DH) | High-order data input hold time (BYTE = "L") | 0 |  | ns |
| th(RD-DL) | Low-order data input hold time | 0 |  | ns |
| th(RD-PiD) | Port Pi input hold time ( $\mathrm{i}=4-9,11$ ) | 0 |  | ns |
| tsu(A-DLIDH) | Data setup time with address stabilized (Note 3) |  | 65 (3- $\phi$ access) | ns |
|  |  |  | 110 (4- $\phi$ access) |  |
|  |  |  | 160 (5-¢ access) |  |
| tsu(CS-DL/DH) | Data setup time with chip select stabilized (Note 3) |  | 65 (3- $\phi$ access) | ns |
|  |  |  | 110 (4-¢ access) |  |
|  |  |  | 160 (5-¢ access) |  |
| tsu(LA-DL) | Data setup time with address stabilized (Note 3) |  | 50 (3-¢ access) | ns |
|  |  |  | 100 (4- $\phi$ access) |  |
|  |  |  | 150 (5-¢ access) |  |

*: $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$ when the clock source selet bit = " 1 "
Notes 1: When the clock source select bit = " 1 ", tc's minimum limit is 50 ns .
2: When the clock source select bit = "1", set tw(H)/tc and tw(L)/tc ratios to 45 to $55 \%$.
3: Since the values depend on external clock input frequency $f($ XIN $)$, calculate them using the bus timing data formula on the page after the next page.

Switching characteristics $\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%\right.$, $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=40 \mathrm{MHz}$ when the clock source select bit $=$ " 0 "*, unless otherwise noted)
Memory expansion and Microprocessor mode : High-speed running

| Symbol | Parameter |  | 3-¢ access |  | 4- $\phi$ access |  | 5- $\phi$ access |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tw( $\phi \mathrm{H}$ ), tw( $(\mathrm{L} \mathrm{L}$ ) | $\phi$ high-level pulse width, $\phi$ low-level pulse width | (Note) | 5 |  | 5 |  | 5 |  | ns |
| td( (1-WR) | WR output delay time |  | -7 | 12 | -7 | 12 | -7 | 12 | ns |
| tt (¢1-RD) | RD output delay time |  | -7 | 12 | -7 | 12 | -7 | 12 | ns |
| tw( $\overline{\mathrm{WR}}$ ) | WR low-level pulse width | (Note) | 55 |  | 80 |  | 130 |  | ns |
| tw(RD) | RD low-level pulse width | (Note) | 55 |  | 80 |  | 130 |  | ns |
| td(A-WR) | Address output delay time | (Note) | 25 |  | 45 |  | 45 |  | ns |
| td(A-RD) | Address output delay time | (Note) | 25 |  | 45 |  | 45 |  | ns |
| td(A-ALE) | Address output delay time | (Note) | 10 |  | 35 |  | 35 |  | ns |
| td(BHE-WR) | $\overline{\text { BHE output delay time }}$ | (Note) | 25 |  | 45 |  | 45 |  | ns |
| td(BHE-RD) | BHE output delay time | (Note) | 25 |  | 45 |  | 45 |  | ns |
| td(BHE-ALE) | BHE output delay time | (Note) | 10 |  | 35 |  | 35 |  | ns |
| td(CS-WR) | Chip select output delay time | (Note) | 25 |  | 45 |  | 45 |  | ns |
| tt(CS-RD) | Chip select output delay time | (Note) | 25 |  | 45 |  | 45 |  | ns |
| to(CS-ALE) | Chip select output delay time | (Note) | 10 |  | 35 |  | 35 |  | ns |
| td(WR-DLQ/DHQ) | Data output delay time |  |  | 35 |  | 35 |  | 35 | ns |
| tpxz(WR-DLZIDHZ) | Floating start delay time | (Note) |  | 30 |  | 30 |  | 30 | ns |
| tt(ALE-WR) | ALE output delay time |  | 4 |  | 4 |  | 4 |  | ns |
| tt(ALE-RD) | ALE output delay time |  | 4 |  | 4 |  | 4 |  | ns |
| tw(ALE) | ALE pulse width | (Note) | 10 |  | 35 |  | 35 |  | ns |
| th(WR-A) | Address hold time | (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(RD-A) | Address hold time | (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(WR-BHE) | BHE hold time | (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(RD-BHE) | BHE hold time | (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(WR-CS) | Chip select hold time | (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(RD-CS) | Chip select hold time | (Note) | 10 |  | 10 |  | 10 |  | ns |
| th(WR-DLQ/DHQ) | Data hold time | (Note) | 15 |  | 15 |  | 15 |  | ns |
| tpzx(WR-DLZIDHZ) | Floating release delay time |  | 0 |  | 0 |  | 0 |  | ns |
| td(LA-WR) | Address output delay time | (Note) | 15 |  | 40 |  | 40 |  | ns |
| td(LA-RD) | Address output delay time | (Note) | 15 |  | 40 |  | 40 |  | ns |
| td(LA-ALE) | Address output delay time | (Note) | 5 |  | 30 |  | 30 |  | ns |
| th(ALE-LA) | Address hold time | (Note) | 10 |  | 10 |  | 10 |  | ns |
| tPXZ(RD-DLZ) | Floating start delay time |  |  | 5 |  | 5 |  | 5 | ns |
| tPZX(RD-DLZ) | Floating release delay time | (Note) | 15 |  | 15 |  | 15 |  | ns |
| td(WR-PiQ) | Port Pi data output delay time ( $\mathrm{i}=4-9,11$ ) |  |  | 60 |  | 60 |  | 60 | ns |

*: $f($ XIN $)=20 \mathrm{MHz}$ when the clock source selet bit = "1"
Note: Since the values depend on external clock frequency $f(X I N)$, calculate them by using the bus timing data formulas on the next page.

## Bus timing data formulas

Memory expansion and Microprocessor mode : High-speed running (Vcc $=5 \mathrm{~V} \pm 10 \%$, $\mathrm{VsS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ when the clock source select bit = " 0 "*, unless otherwise noted)

| Symbol | Parameter | 3- $\phi$ access | 4- $\phi$ access | 5- $\phi$ access | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tsu(A-DL/DH) | Data setup time with address stabilized | $\frac{5 \times 10^{9}}{f(\text { XIN })}-60$ | $\frac{7 \times 10^{9}}{f(X I N)}-65$ | $\frac{9 \times 10^{9}}{f(X I N)}-65$ | ns |
| tsu(CS-DL/DH) | Data setup time with chip select stabilized | $\frac{5 \times 10^{9}}{f(\mathrm{XIN})}-60$ | $\frac{7 \times 10^{9}}{f(\mathrm{XIN})}-65$ | $\frac{9 \times 10^{9}}{f(\mathrm{XIN})}-65$ | ns |
| $\mathrm{tw}(\phi \mathrm{H}), \mathrm{tw}(\phi \mathrm{L})$ | $\phi$ high-level pulse width, $\phi$ low-level pulse width | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-20$ | $<$ |  | ns |
| tw( $\overline{\mathrm{WR}}), \mathrm{tw}(\overline{\mathrm{RD}})$ | WR, RD low-level pulse width | $\frac{3 \times 10^{9}}{f(\mathrm{XIN})}-20$ | $\frac{4 \times 10^{9}}{f(\mathrm{XIN})}-20$ | $\frac{6 \times 10^{9}}{f(\mathrm{XIN})}-20$ | ns |
| td(A-WR) | Address output delay time | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-25$ | $\frac{3 \times 10^{9}}{f(\mathrm{XIN})}-30$ | $\square$ | ns |
| td (A-RD) | Address output delay time | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-25$ | $\frac{3 \times 10^{9}}{f(\mathrm{XIN})}-30$ | $\square$ | ns |
| td(A-ALE) | Address output delay time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-15$ | $\square$ | ns |
| td(BHE-WR) | BHE outuput delay time | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-25$ | $\frac{3 \times 10^{9}}{f(\mathrm{XIN})}-30$ | 4 | ns |
| td(BHE-RD) | BHE outuput delay time | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-25$ | $\frac{3 \times 10^{9}}{f(X I N)}-30$ | 4 | ns |
| td(BHE-ALE) | BHE outuput delay time | $\frac{1 \times 10^{9}}{f(\text { XIN })}-15$ | $\frac{2 \times 10^{9}}{f(\operatorname{XIN})}-15$ | 4 | ns |
| td(CS-WR) | Chip select output delay time | $\frac{2 \times 10^{9}}{f(X I N)}-25$ | $\frac{3 \times 10^{9}}{f(\mathrm{XIN})}-30$ | 4 | ns |
| td(CS-RD) | Chip select output delay time | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-25$ | $\frac{3 \times 10^{9}}{f(\mathrm{XIN})}-30$ |  | ns |
| td(CS-ALE) | Chip select output delay time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-15$ | 4 | ns |
| tw(ALE) | ALE pulse width | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | $\frac{2 \times 10^{9}}{f(\operatorname{XIN})}-15$ | 4 | ns |
| th(WR-A) | Address hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | 4 | 4 | ns |
| th(RD-A) | Address hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | 4 | 4 | ns |
| td(WR-BHE) | BHE hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | $\longleftarrow$ | 4 | ns |
| td(RD-BHE) | BHE hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | 4 | 4 | ns |
| td(WR-CS) | Chip select hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | 4 | 4 | ns |
| td(RD-CS) | Chip select hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | $\longleftarrow$ | 4 | ns |
| th(WR-DLQ/DHQ) | Data hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-10$ | 4 | 4 | ns |
| tpxz(WR-DLZ/DHZ) | Floating start delay time | $\frac{1 \times 10^{9}}{f(X I N)}+5$ | $\longleftarrow$ | 4 | ns |
| tsu(LA-DL) | Data setup time with address stabilized | $\frac{5 \times 10^{9}}{f(\mathrm{XIN})}-75$ | $\frac{7 \times 10^{9}}{f(\mathrm{XIN})}-75$ | $\frac{9 \times 10^{9}}{f(\operatorname{XIN})}-75$ | ns |
| td(LA-WR) | Address outuput delay time | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-35$ | $\frac{3 \times 10^{9}}{f(\mathrm{XIN})}-35$ | 4 | ns |
| td(LA-RD) | Address outuput delay time | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-35$ | $\frac{3 \times 10^{9}}{f(\mathrm{XIN})}-35$ | 4 | ns |
| td(LA-ALE) | Address outuput delay time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-20$ | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-20$ | 4 | ns |
| td(ALE-LA) | Address hold time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | 4 | 4 | ns |
| tpzx(RD-DLZ) | Floating release delay time | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-10$ | 4 | 4 | ns |

*: $\mathrm{f}(\mathrm{XIN}) \leq 20 \mathrm{MHz}$ when the clock source select bit = " 1 "
Note: When the clock source select bit is " 1 ", regard $f($ XIN $)$ in tables as $2 \cdot f(X I N)$.
(when 3- $\phi$ access in high-speed running <Write>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal $\overline{\mathrm{CS}} 4$ is accessed

Test conditions (except Port Pi, f(XIN))

- VCC = $5 \mathrm{~V} \pm 10 \%$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : VIL $=0.8 \mathrm{~V}, \mathrm{VIH}=2.5 \mathrm{~V}$

Test conditions (Port Pi, f(XIN))

- VcC $=5 \mathrm{~V} \pm 10$ \%
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{VIH}=4.0 \mathrm{~V}$
- Output timing voltage : VoL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 3- $\phi$ access in high-speed running <Read>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = " H "
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal $\overline{\mathrm{CS} 4}$ is accessed

Test conditions (except Port Pi, f(XIN))

- Vcc = $5 \mathrm{~V} \pm 10$ \%
- Output timing voltage : VOL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : VIL $=0.8 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=2.5 \mathrm{~V}$
est conditions (Port Pi, f(XIN))
- Vcc = $5 \mathrm{~V} \pm 10$ \%
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 4- $\phi$ access in high-speed running <Write>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal $\overline{\mathrm{CS} 4}$ is accessed

Test conditions (except Port Pi, f(XIN))
Vcc = $5 \mathrm{~V} \pm 10$ \%

- Output timing voltage: $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : VIL $=0.8 \mathrm{~V}, \mathrm{VIH}=2.5 \mathrm{~V}$

Test conditions (Port Pi, f(XIN))

- Vcc = $5 \mathrm{~V} \pm 10$ \%
- Input timing voltage: $\mathrm{VIL}=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{VH}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 4- $\phi$ access in high-speed running <Read>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal $\overline{\mathrm{CS}} 4$ is accessed

Test conditions (except Port Pi, f(XIN))

- Vcc = $5 \mathrm{~V} \pm 10$ \%
- Output timing voltage : VoL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : VIL $=0.8 \mathrm{~V}, \mathrm{VIH}=2.5 \mathrm{~V}$

Test conditions (Port Pi, $\mathrm{f}(\mathrm{XiN})$ )

- Vcc = $5 \mathrm{~V} \pm 10$ \%
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{VIH}=4.0 \mathrm{~V}$
- Output timing voltage : VoL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 5- $\phi$ access in high-speed running <Write>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:

- BYTE = "H"
- Multiplex bus select bit = "1"
- While the address which corresponds to chip select signal $\overline{\mathrm{CS}} 4$ is accessed

Test conditions (except Port Pi, f(XIN))

- $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%$
- Output timing voltage : VoL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input: $\mathrm{VIL}=0.8 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=2.5 \mathrm{~V}$

Test conditions (Port Pi, $\mathrm{f}(\mathrm{XIN})$ )

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 10$ \%
- Input timing voltage : $\mathrm{VIL}=1.0 \mathrm{~V}, \mathrm{~V} I \mathrm{~F}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VoL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
(when 5- $\phi$ access in high-speed running <Read>)


Note: These become a multiplex bus only when all of the following conditions are satisfied:
-BYTE = "H"
-Multiplex bus select bit = "1"
-While the address which corresponds to chip select signal $\overline{\mathrm{CS} 4}$ is accessed

Test conditions (except Port Pi, f(XIN))

- Vcc = $5 \mathrm{~V} \pm 10 \%$
- Output timing voltage : VOL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
- Data input : VIL $=0.8 \mathrm{~V}, \mathrm{VIH}=2.5 \mathrm{~V}$

Test conditions (Port Pi, f(XIN))

- Vcc $=5 \mathrm{~V} \pm 10 \%$
- Input timing voltage: $\mathrm{VIL}=1.0 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$
<NOTE> External bus timing when internal memory area is accessed (2- $\phi$ access) in high-speed running
$\left(\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN}) \leq 40 \mathrm{MHz}$ when the clock source select bit = " 0 "*)

| Symbol | Parameter | $\mathrm{f}(\mathrm{XIN})=40 \mathrm{MHz}{ }^{* *}$ |  | Bus timing data formula | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| tw( $\phi \mathrm{H}$ ), tw( $\phi \mathrm{L}$ ) | $\phi$ high-level pulse width, $\phi$ low-level pulse width | 5 |  | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-20$ | ns |
| $\operatorname{td}(\phi 1-\mathrm{WR})$ | $\overline{\text { WR output delay time }}$ | -7 | 12 |  | ns |
| $\operatorname{td}(\phi 1-\mathrm{RD})$ | $\overline{\mathrm{RD}}$ output delay time | -7 | 12 |  | ns |
| tw(WR) | WR low-level pulse width | 5 |  | $\frac{1 \times 10^{9}}{f(X I N)}-20$ | ns |
| tw(RD) | $\overline{\mathrm{RD}}$ low-level pulse width | 5 |  | $\frac{1 \times 10^{9}}{f(X I N)}-20$ | ns |
| td(A-WR) | Address output delay time | 25 |  | $\frac{2 \times 10^{9}}{f(X I N)}-25$ | ns |
| td (A-RD) | Address output delay time | 25 |  | $\frac{2 \times 10^{9}}{f(X I N)}-25$ | ns |
| $\operatorname{td}(\mathrm{A}-\mathrm{ALE})$ | Address output delay time | 10 |  | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-40$ | ns |
| td(BHE-WR) | BHE output delay time | 25 |  | $\frac{2 \times 10^{9}}{f(X I N)}-25$ | ns |
| td(BHE-RD) | BHE output delay time | 25 |  | $\frac{2 \times 10^{9}}{f(X I N)}-25$ | ns |
| td(BHE-ALE) | BHE output delay time | 10 |  | $\frac{2 \times 10^{9}}{f(X I N)}-40$ | ns |
| td(CS-WR) | Chip select output delay time | 25 |  | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-25$ | ns |
| td(CS-RD) | Chip select output delay time | 25 |  | $\frac{2 \times 10^{9}}{f(\mathrm{XIN})}-25$ | ns |
| td(CS-ALE) | Chip select output delay time | 10 |  | $\frac{2 \times 10^{9}}{f(X I N)}-40$ | ns |
| td(WR-DLQ/DHQ) | Data output delay time |  | 35 | - | ns |
| tpxz(WR-DLZ/DHZ) | Floating start delay time | 30 |  | $\frac{1 \times 10^{9}}{f(\text { XIN })}+5$ | ns |
| td(ALE-WR) | ALE output delay time | 4 |  | - | ns |
| td(ALE-RD) | ALE output delay time | 4 |  | - | ns |
| tw(ALE) | ALE pulse width | 10 |  | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | ns |
| th(WR-A) | Address hold time | 10 |  | $\frac{1 \times 10^{9}}{f(X I N)}-15$ | ns |
| th(RD-A) | Address hold time | 10 |  | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | ns |
| td(WR-BHE) | BHE hold time | 10 |  | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | ns |
| td(RD-BHE) | BHE hold time | 10 |  | $\frac{1 \times 10^{9}}{f(X I N)}-15$ | ns |
| td(WR-CS) | Chip select hold time | 10 |  | $\frac{1 \times 10^{9}}{f(X I N)}-15$ | ns |
| td(RD-CS) | Chip select hold time | 10 |  | $\frac{1 \times 10^{9}}{f(\mathrm{XIN})}-15$ | ns |
| th(WR-DLQ/DHQ) | Data hold time | 15 |  | $\frac{1 \times 10^{9}}{f(X I N)}-10$ | ns |
| tpzx(WR-DLZ/DHZ) | Floating release delay time | 0 |  | $\square$ | ns |

*: $\mathrm{f}(\mathrm{XIN}) \leq 20 \mathrm{MHz}$ when the clock source select bit = " 1 ".
**: $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$ when the clock source select bit $=$ " 1 ".
(External bus timing on internal RAM access (2- $\phi$ access) in high-speed running)


Test conditions

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 10$ \%
- Output timing voltage : VOL $=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=100 \mathrm{pF}$


## - Keep safety first in your circuit designs

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

## - Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party
Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials. All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubis Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use
If these products or technologies are subject to the Japanese export control restrictions, they min whole or in part these materias the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

| Rev. No. | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 1.0 | First Edition | 971114 |
| 2.00 | (1) For the "timer A write flag (address $45_{16}$ ", it's name is corrected: <br> - New register name: timer A write register <br> - Related pages: pages 11, 12 <br> (2) For the following register, it's internal status after reset is corrected: <br> - Target register: processor mode register 0 (address $5 \mathrm{E}_{16}$ ) <br> - Correction: the status of bit 1 is " 0 ". (Not " 1 ".) <br> - Related page: page 12 | 990428 |


[^0]:    Note: $\times$ can be VIL or VIH.

[^1]:    *: $f($ XIN $)=20 \mathrm{MHz}$ when the clock source select bit $=$ " 1 "

