




M30W0R7000T1 M30W0R7000B1

128 Mbit (8Mb x 16, Multiple Bank, Burst)
1.8V Supply Flash Memory

FEATURES SUMMARY

- SUPPLY VOLTAGE
 - V_{DD} = 1.7V to 2V for Program, Erase and Read
 - V_{DDQ} = 1.7V to 2.24V for I/O Buffers
 - V_{PP} = 12V for fast Program (optional)
- SYNCHRONOUS / ASYNCHRONOUS READ
 - Synchronous Burst Read mode: 66MHz
 - Asynchronous/ Synchronous Page Read mode
 - Random Access: 60ns
- SYNCHRONOUS BURST READ SUSPEND
- PROGRAMMING TIME
 - 8 μ s by Word typical for Fast Factory Program
 - Double/Quadruple Word Program option
 - Enhanced Factory Program options
- MEMORY BLOCKS
 - Multiple Bank Memory Array: 4 Mbit Banks
 - Parameter Blocks (Top or Bottom location)
- DUAL OPERATIONS
 - Program Erase in one Bank while Read in others
 - No delay between Read and Write operations
- BLOCK LOCKING
 - All blocks locked at Power up
 - Any combination of blocks can be locked
 - \overline{WP} for Block Lock-Down
- SECURITY
 - 128 bit user programmable OTP cells
 - 64 bit unique device number
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK

Figure 1. Package



- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Top Device Code, M30W0R7000T1: 881Eh
 - Bottom Device Code, M30W0R7000B1: 881Fh
- PACKAGE
 - Compliant with Lead-Free Soldering Processes
 - Lead-Free Versions

TABLE OF CONTENTS

FEATURES SUMMARY	1
Figure 1. Package	1
SUMMARY DESCRIPTION	7
Figure 2. Logic Diagram	8
Table 1. Signal Names	8
Figure 3. TFBGA Package Connections (Top view through package)	9
Table 2. Bank Architecture	10
Figure 4. Memory Map	10
SIGNAL DESCRIPTIONS	11
Address Inputs (A0-A22)	11
Data Input/Output (DQ0-DQ15)	11
Chip Enable (\bar{E})	11
Output Enable (\bar{G})	11
Write Enable (\bar{W})	11
Write Protect (\bar{WP})	11
Reset (\bar{RP})	11
Latch Enable (\bar{L})	11
Clock (K)	11
Wait (WAIT)	11
V _{DD} Supply Voltage	11
V _{DDQ} Supply Voltage	11
V _{PP} Program Supply Voltage	11
V _{SS} Ground	11
V _{SSQ} Ground	11
BUS OPERATIONS	12
Bus Read	12
Bus Write	12
Address Latch	12
Output Disable	12
Standby	12
Reset	12
Table 3. Bus Operations	12
COMMAND INTERFACE	13
Table 4. Command Codes	13
COMMAND INTERFACE - STANDARD COMMANDS	14
Read Array Command	14
Read Status Register Command	14
Read Electronic Signature Command	14

Read CFI Query Command	14
Clear Status Register Command	14
Block Erase Command	14
Program Command	15
Program/Erase Suspend Command	15
Program/Erase Resume Command	15
Protection Register Program Command	16
Set Configuration Register Command	16
Block Lock Command	16
Block Unlock Command	16
Block Lock-Down Command	16
Table 5. Standard Commands	17
Table 6. Electronic Signature Codes	18
Figure 5. Protection Register Memory Map	18
COMMAND INTERFACE - FACTORY PROGRAM COMMANDS	19
Bank Erase Command	19
Double Word Program Command	19
Quadruple Word Program Command	19
Enhanced Factory Program Command	20
Setup Phase	20
Program Phase	20
Verify Phase	20
Exit Phase	21
Quadruple Enhanced Factory Program Command	21
Setup Phase	21
Load Phase	21
Program and Verify Phase	21
Exit Phase	21
Table 7. Factory Program Commands	22
STATUS REGISTER	23
Program/Erase Controller Status Bit (SR7)	23
Erase Suspend Status Bit (SR6)	23
Erase Status Bit (SR5)	23
Program Status Bit (SR4)	23
V _{PP} Status Bit (SR3)	23
Program Suspend Status Bit (SR2)	24
Block Protection Status Bit (SR1)	24
Bank Write/Multiple Word Program Status Bit (SR0)	24
Table 8. Status Register Bits	25
CONFIGURATION REGISTER	26
Read Select Bit (CR15)	26
X-Latency Bits (CR13-CR11)	26
Wait Polarity Bit (CR10)	26

Data Output Configuration Bit (CR9)	26
Wait Configuration Bit (CR8)	26
Burst Type Bit (CR7)	26
Valid Clock Edge Bit (CR6)	26
Wrap Burst Bit (CR3)	26
Burst length Bits (CR2-CR0)	27
Table 9. Configuration Register.....	28
Table 10. Burst Type Definition	29
Figure 6. X-Latency and Data Output Configuration Example	31
Figure 7. Wait Configuration Example	31
READ MODES	32
Asynchronous Read Mode	32
Synchronous Burst Read Mode	32
Synchronous Burst Read Suspend	33
Single Synchronous Read Mode	33
DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE	34
Table 11. Dual Operations Allowed In Other Banks	34
Table 12. Dual Operations Allowed In Same Bank	34
BLOCK LOCKING	35
Reading a Block’s Lock Status	35
Locked State	35
Unlocked State	35
Lock-Down State	35
Locking Operations During Erase Suspend	35
Table 13. Lock Status	36
PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES	37
Table 14. Program/Erase Times and Endurance Cycles.....	37
MAXIMUM RATING	38
Table 15. Absolute Maximum Ratings.....	38
DC AND AC PARAMETERS	39
Table 16. Operating and AC Measurement Conditions.....	39
Figure 8. AC Measurement I/O Waveform	39
Figure 9. AC Measurement Load Circuit.....	39
Table 17. Capacitance.....	39
Table 18. DC Characteristics - Currents	40
Table 19. DC Characteristics - Voltages	41
Figure 10.Asynchronous Random Access Read AC Waveforms	42
Figure 11.Asynchronous Page Read AC Waveforms	43
Table 20. Asynchronous Read AC Characteristics	44

Figure 12.Synchronous Burst Read AC Waveforms	45
Figure 13.Single Synchronous Read AC Waveforms	46
Figure 14.Synchronous Burst Read Suspend AC Waveforms	47
Figure 15.Clock input AC Waveform	48
Table 21. Synchronous Read AC Characteristics	48
Figure 16.Write AC Waveforms, Write Enable Controlled	49
Table 22. Write AC Characteristics, Write Enable Controlled	50
Figure 17.Write AC Waveforms, Chip Enable Controlled	51
Table 23. Write AC Characteristics, Chip Enable Controlled.	52
Figure 18.Reset and Power-up AC Waveforms	53
Table 24. Reset and Power-up AC Characteristics	53
PACKAGE MECHANICAL	54
Figure 19.TFBGA88 8x10mm, 8x10 ball array, 0.8mm pitch, Bottom View Package Outline	54
Table 25. TFBGA88 8x10mm, 8x10 ball array, 0.8mm pitch, Package Mechanical Data	54
Figure 20.TFBGA88 Daisy Chain - Package Connections (Top view through package)	55
Figure 21.TFBGA88 Daisy Chain - PCB Connection Proposal (Top view through package)	56
PART NUMBERING	57
Table 26. Ordering Information Scheme	57
Table 27. Daisy Chain Ordering Scheme	58
APPENDIX A.BLOCK ADDRESS TABLES	59
Table 28. M30W0R7000T1 - Parameter Bank Block Addresses.	60
Table 29. M30W0R7000T1 -Main Bank Base Addresses	60
Table 30. M30W0R7000T1 - Block Addresses in Main Banks	60
Table 31. M30W0R7000B1 - Parameter Bank Block Addresses	61
Table 32. M30W0R7000B1 - Main Bank Base Addresses	61
Table 33. M30W0R7000B1 - Block Addresses in Main Banks	61
APPENDIX B.COMMON FLASH INTERFACE.	62
Table 34. Query Structure Overview	62
Table 35. CFI Query Identification String.	62
Table 36. CFI Query System Interface Information	63
Table 37. Device Geometry Definition	64
Table 38. Primary Algorithm-Specific Extended Query Table	65
Table 39. Protection Register Information	66
Table 40. Burst Read Information	66
Table 41. Bank and Erase Block Region Information	66
Table 42. Bank and Erase Block Region 1 Information.	67
Table 43. Bank and Erase Block Region 2 Information.	68
APPENDIX C.FLOWCHARTS AND PSEUDO CODES	70
Figure 22.Program Flowchart and Pseudo Code	70
Figure 23.Double Word Program Flowchart and Pseudo code	71

Figure 24. Quadruple Word Program Flowchart and Pseudo Code 72

Figure 25. Program Suspend & Resume Flowchart and Pseudo Code 73

Figure 26. Block Erase Flowchart and Pseudo Code 74

Figure 27. Erase Suspend & Resume Flowchart and Pseudo Code 75

Figure 28. Locking Operations Flowchart and Pseudo Code 76

Figure 29. Protection Register Program Flowchart and Pseudo Code 77

Figure 30. Enhanced Factory Program Flowchart 78

Enhanced Factory Program Pseudo Code 79

Figure 31. Quadruple Enhanced Factory Program Flowchart 80

Quadruple Enhanced Factory Program Pseudo Code 81

APPENDIX D. COMMAND INTERFACE STATE TABLES 82

Table 44. Command Interface States - Modify Table, Next State 82

Table 45. Command Interface States - Modify Table, Next Output 83

Table 46. Command Interface States - Lock Table, Next State 84

Table 47. Command Interface States - Lock Table, Next Output 85

REVISION HISTORY 86

Table 48. Document Revision History 86

SUMMARY DESCRIPTION

The M30W0R7000T1/B1 is a 128 Mbit (8Mbit x16) non-volatile Flash memory that may be erased electrically at block level and programmed in-system on a Word-by-Word basis using a 1.7V to 2V V_{DD} supply for the circuitry and a 1.7V to 2.24V V_{DDQ} supply for the Input/Output pins. An optional 12V V_{PP} power supply is provided to speed up customer programming.

The device features an asymmetrical block architecture. M30W0R7000T1/B1 has an array of 263 blocks, and is divided into 4 Mbit banks. There are 31 banks each containing 8 main blocks of 32 KWords, and one parameter bank containing 8 parameter blocks of 4 KWords and 7 main blocks of 32 KWords. The Multiple Bank Architecture allows Dual Operations, while programming or erasing in one bank, Read operations are possible in other banks. Only one bank at a time is allowed to be in Program or Erase mode. It is possible to perform burst reads that cross bank boundaries. The bank architecture is summarized in [Table 2.](#), and the memory maps are shown in [Figure 4.](#) The Parameter Blocks are located at the top of the memory address space for the M30W0R7000T1, and at the bottom for the M30W0R7000B1.

Each block can be erased separately. Erase can be suspended, in order to perform program in any other block, and then resumed. Program can be suspended to read data in any other block and then resumed. Each block can be programmed and erased over 100,000 cycles using the supply voltage V_{DD} . There are two Enhanced Factory programming commands available to speed up programming.

Program and Erase commands are written to the Command Interface of the memory. An internal Program/Erase Controller takes care of the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified in the Status Register. The command set required to control the memory is consistent with JEDEC standards.

The device supports synchronous burst read and asynchronous read from all blocks of the memory array; at power-up the device is configured for asynchronous read. In synchronous burst mode, data is output on each clock cycle at frequencies of up to 66MHz. The synchronous burst read operation can be suspended and resumed.

The device features an Automatic Standby mode. When the bus is inactive during Asynchronous Read operations, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value I_{DD4} and the outputs are still driven.

The M30W0R7000T1/B1 features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection. All blocks have three levels of protection. They can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When $V_{PP} \leq V_{PPLK}$ all blocks are protected against program or erase. All blocks are locked at Power-Up.

The device includes a Protection Register to increase the protection of a system's design. The Protection Register is divided into two segments: a 64 bit segment containing a unique device number written by ST, and a 128 bit segment One-Time-Programmable (OTP) by the user. The user programmable segment can be permanently protected. [Figure 5.](#) shows the Protection Register Memory Map.

The memory is offered in a TFBGA88, 8 x 10mm, 0.8mm pitch package.

In addition to the standard version, the packages are also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECO-PACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive.

All packages are compliant with Lead-free soldering processes.

The memory is supplied with all the bits erased (set to '1').

M30W0R7000T1, M30W0R7000B1

Figure 2. Logic Diagram





Table 1. Signal Names

A0-A22	Address Inputs
DQ0-DQ15	Data Input/Outputs, Command Inputs
\bar{E}	Chip Enable
\bar{G}	Output Enable
\bar{W}	Write Enable
\bar{RP}	Reset
\bar{WP}	Write Protect
K	Clock
\bar{L}	Latch Enable
WAIT	Wait
V _{DD}	Supply Voltage
V _{DDQ}	Supply Voltage for Input/Output Buffers
V _{PP}	Optional Supply Voltage for Fast Program & Erase
V _{SS}	Ground
V _{SSQ}	Ground Input/Output Supply
NC	Not Connected Internally

Figure 3. TFBGA Package Connections (Top view through package)




M30W0R7000T1, M30W0R7000B1

Table 2. Bank Architecture

Number	Bank Size	Parameter Blocks	Main Blocks
Parameter Bank	4 Mbits	8 blocks of 4 KWords	7 blocks of 32 KWords
Bank 1	4 Mbits	-	8 blocks of 32 KWords
Bank 2	4 Mbits	-	8 blocks of 32 KWords
Bank 3	4 Mbits	-	8 blocks of 32 KWords
⋮	⋮	⋮	⋮
Bank 30	4 Mbits	-	8 blocks of 32 KWords
Bank 31	4 Mbits	-	8 blocks of 32 KWords

Figure 4. Memory Map



AI08351



SIGNAL DESCRIPTIONS

See [Figure 2., Logic Diagram](#) and [Table 1., Signal Names](#), for a brief overview of the signals connected to this device.

Address Inputs (A0-A22). The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller.

Data Input/Output (DQ0-DQ15). The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

Chip Enable (\overline{E}). The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at V_{IL} and Reset is at V_{IH} the device is in active mode. When Chip Enable is at V_{IH} the memory is deselected, the outputs are high impedance and the power consumption is reduced to the stand-by level.

Output Enable (\overline{G}). The Output Enable input controls data outputs during the Bus Read operation of the memory.

Write Enable (\overline{W}). The Write Enable input controls the Bus Write operation of the memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

Write Protect (\overline{WP}). Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at V_{IL} , the Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at V_{IH} , the Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (refer to [Table 13., Lock Status](#)).

Reset (RP). The Reset input provides a hardware reset of the memory. When Reset is at V_{IL} , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to [Table 18., DC Characteristics - Currents](#), for the value of I_{DD2} . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting reset mode the device enters asynchronous read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V_{RPH} (refer to [Table 19., DC Characteristics - Voltages](#)).

Latch Enable (\overline{L}). Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is at V_{IL} and it is inhibited when Latch Enable is at V_{IH} . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

Clock (K). The clock input synchronizes the memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at V_{IL} . Clock is don't care during asynchronous read and in write operations.

Wait (WAIT). Wait is an output signal used during synchronous read to indicate whether the data on the output bus are valid. This output is high impedance when Chip Enable is at V_{IH} or Reset is at V_{IL} . It can be configured to be active during the wait cycle or one clock cycle in advance. The WAIT signal is not gated by Output Enable.

V_{DD} Supply Voltage. V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for all operations (Read, Program and Erase).

V_{DDQ} Supply Voltage. V_{DDQ} provides the power supply to the I/O pins and enables all Outputs to be powered independently of V_{DD} . V_{DDQ} can be tied to V_{DD} or can use a separate supply.

V_{PP} Program Supply Voltage. V_{PP} is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin.

If V_{PP} is kept in a low voltage range (0V to V_{DDQ}) V_{PP} is seen as a control input. In this case a voltage lower than V_{PPLK} gives an absolute protection against program or erase, while $V_{PP} > V_{PP1}$ enables these functions (see [Tables 18 and 19, DC Characteristics](#) for the relevant values). V_{PP} is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If V_{PP} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PP} must be stable until the Program/Erase algorithm is completed.

V_{SS} Ground. V_{SS} ground is the reference for the core supply. It must be connected to the system ground.

V_{SSQ} Ground. V_{SSQ} ground is the reference for the input/output circuitry driven by V_{DDQ} . V_{SSQ} must be connected to V_{SS}

Note: Each device in a system should have V_{DD} , V_{DDQ} and V_{PP} decoupled with a 0.1 μ F ce-

ramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See [Figure 9., AC Measurement Load Cir-](#)

[cuit](#). The PCB track widths should be sufficient to carry the required V_{PP} program and erase currents.

BUS OPERATIONS

There are six standard bus operations that control the device. These are Bus Read, Bus Write, Address Latch, Output Disable, Standby and Reset. See [Table 3., Bus Operations](#), for a summary.

Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect Bus Write operations.

Bus Read. Bus Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the Common Flash Interface. Both Chip Enable and Output Enable must be at V_{IL} in order to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see [COMMAND INTERFACE](#) section). See [Figures 10, 11, 12 and 13 Read AC Waveforms](#), and [Tables 20 and 21 Read AC Characteristics](#), for details of when the output becomes valid.

Bus Write. Bus Write operations write Commands to the memory or latch Input Data to be programmed. A bus write operation is initiated when Chip Enable and Write Enable are at V_{IL} with Output Enable at V_{IH} . Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first. The addresses can also be latched prior to the write operation by toggling Latch Enable. In this case

the Latch Enable should be tied to V_{IH} during the bus write operation.

See [Figures 16 and 17, Write AC Waveforms](#), and [Tables 22 and 23, Write AC Characteristics](#), for details of the timing requirements.

Address Latch. Address latch operations input valid addresses. Both Chip enable and Latch Enable must be at V_{IL} during address latch operations. The addresses are latched on the rising edge of Latch Enable.

Output Disable. The outputs are high impedance when the Output Enable is at V_{IH} .

Standby. Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in stand-by when Chip Enable and Reset are at V_{IH} . The power consumption is reduced to the stand-by level and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to V_{IH} during a program or erase operation, the device enters Standby mode when finished.

Reset. During Reset mode the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at V_{IL} . The power consumption is reduced to the Standby level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to V_{SS} during a Program or Erase, this operation is aborted and the memory content is no longer valid.

Table 3. Bus Operations

Operation	\bar{E}	\bar{G}	\bar{W}	\bar{L}	\bar{RP}	WAIT ⁽⁴⁾	DQ15-DQ0
Bus Read	V_{IL}	V_{IL}	V_{IH}	V_{IL} ⁽²⁾	V_{IH}		Data Output
Bus Write	V_{IL}	V_{IH}	V_{IL}	V_{IL} ⁽²⁾	V_{IH}		Data Input
Address Latch	V_{IL}	X	V_{IH}	V_{IL}	V_{IH}		Data Output or Hi-Z ⁽³⁾
Output Disable	V_{IL}	V_{IH}	V_{IH}	X	V_{IH}		Hi-Z
Standby	V_{IH}	X	X	X	V_{IH}	Hi-Z	Hi-Z
Reset	X	X	X	X	V_{IL}	Hi-Z	Hi-Z

Note: 1. X = Don't care.

2. \bar{L} can be tied to V_{IH} if the valid address has been previously latched.

3. Depends on \bar{G} .

4. WAIT signal polarity is configured using the Set Configuration Register command.

COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings and verifies the correct execution of the Program and Erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time to monitor the progress or the result of the operation.

The Command Interface is reset to read mode when power is first applied, when exiting from Reset or whenever V_{DD} is lower than V_{LKO} . Command sequences must be followed exactly. Any invalid combination of commands will be ignored.

Refer to [Table 4., Command Codes](#), and [APPENDIX D., Tables 44, 45, 46 and 47, COMMAND INTERFACE STATE TABLES](#) for a summary of the Command Interface.

The Command Interface is split into two types of commands: Standard commands and Factory Program commands. The following sections explain in detail how to perform each command.

Table 4. Command Codes

Hex Code	Command
01h	Block Lock Confirm
03h	Set Configuration Register Confirm
10h	Alternative Program Setup
20h	Block Erase Setup
2Fh	Block Lock-Down Confirm
30h	Enhanced Factory Program Setup
35h	Double Word Program Setup
40h	Program Setup
50h	Clear Status Register
56h	Quadruple Word Program Setup
60h	Block Lock Setup, Block Unlock Setup, Block Lock Down Setup and Set Configuration Register Setup
70h	Read Status Register
75h	Quadruple Enhanced Factory Program Setup
80h	Bank Erase Setup
90h	Read Electronic Signature
98h	Read CFI Query
B0h	Program/Erase Suspend
C0h	Protection Register Program
D0h	Program/Erase Resume, Block Erase Confirm, Bank Erase Confirm, Block Unlock Confirm or Enhanced Factory Program Confirm
FFh	Read Array

COMMAND INTERFACE - STANDARD COMMANDS

The following commands are the basic commands used to read, write to and configure the device. Refer to [Table 5., Standard Commands](#), in conjunction with the following text descriptions.

Read Array Command

The Read Array command returns the addressed bank to Read Array mode. One Bus Write cycle is required to issue the Read Array command and return the addressed bank to Read Array mode. Subsequent read operations will read the addressed location and output the data. A Read Array command can be issued in one bank while programming or erasing in another bank. However if a Read Array command is issued to a bank currently executing a Program or Erase operation the command will be executed but the output data is not guaranteed.

Read Status Register Command

The Status Register indicates when a Program or Erase operation is complete and the success or failure of operation itself. Issue a Read Status Register command to read the Status Register content. The Read Status Register command can be issued at any time, even during Program or Erase operations.

The following read operations output the content of the Status Register of the addressed bank. The Status Register is latched on the falling edge of E or G signals, and can be read until E or G returns to V_{IH} . Either E or G must be toggled to update the latched data. See [Table 8.](#) for the description of the Status Register Bits. This mode supports asynchronous or single synchronous reads only.

Read Electronic Signature Command

The Read Electronic Signature command reads the Manufacturer and Device Codes, the Block Locking Status, the Protection Register, and the Configuration Register.

The Read Electronic Signature command consists of one write cycle to an address within one of the banks. A subsequent Read operation in the same bank will output the Manufacturer Code, the Device Code, the protection Status of the blocks in the targeted bank, the Protection Register, or the Configuration Register (see [Table 6.](#)).

If a Read Electronic Signature command is issued in a bank that is executing a Program or Erase operation the bank will go into Read Electronic Signature mode, subsequent Bus Read cycles will output the Electronic Signature data and the Program/Erase controller will continue to program or erase in the background. This mode supports asynchronous or single synchronous reads only, it does not support page mode or synchronous burst reads.

Read CFI Query Command

The Read CFI Query command is used to read data from the Common Flash Interface (CFI). The Read CFI Query Command consists of one Bus Write cycle, to an address within one of the banks. Once the command is issued subsequent Bus Read operations in the same bank read from the Common Flash Interface.

If a Read CFI Query command is issued in a bank that is executing a Program or Erase operation the bank will go into Read CFI Query mode, subsequent Bus Read cycles will output the CFI data and the Program/Erase controller will continue to Program or Erase in the background. This mode supports asynchronous or single synchronous reads only, it does not support page mode or synchronous burst reads.

The status of the other banks is not affected by the command (see [Table 11.](#)). After issuing a Read CFI Query command, a Read Array command should be issued to the addressed bank to return the bank to Read Array mode.

See [APPENDIX B., COMMON FLASH INTERFACE](#), Tables [34](#), [35](#), [36](#), [37](#), [38](#), [39](#), [40](#), [41](#), [42](#) and [43](#) for details on the information contained in the Common Flash Interface memory area.

Clear Status Register Command

The Clear Status Register command can be used to reset (set to '0') error bits SR1, SR3, SR4 and SR5 in the Status Register. One bus write cycle is required to issue the Clear Status Register command. The Clear Status Register command does not change the Read mode of the bank.

The error bits in the Status Register do not automatically return to '0' when a new command is issued. The error bits in the Status Register should be cleared before attempting a new Program or Erase command.

Block Erase Command

The Block Erase command can be used to erase a block. It sets all the bits within the selected block to '1'. All previous data in the block is lost. If the block is protected then the Erase operation will abort, the data in the block will not be changed and the Status Register will output the error. The Block Erase command can be issued at any moment, regardless of whether the block has been programmed or not.

Two Bus Write cycles are required to issue the command.

- The first bus cycle sets up the Erase command.
- The second latches the block address in the Program/Erase Controller and starts it.

If the second bus cycle is not Write Erase Confirm (D0h), Status Register bits SR4 and SR5 are set and the command aborts. Erase aborts if Reset turns to V_{IL} . As data integrity cannot be guaranteed when the Erase operation is aborted, the block must be erased again.

Once the command is issued the device outputs the Status Register data when any address within the bank is read. At the end of the operation the bank will remain in Read Status Register mode until a Read Array, Read CFI Query or Read Electronic Signature command is issued.

During Erase operations the bank containing the block being erased will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend command, all other commands will be ignored. Refer to [DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE](#) section for detailed information about simultaneous operations allowed in banks not being erased. Typical Erase times are given in [Table 14., Program/Erase Times and Endurance Cycles](#).

See [APPENDIX C., Figure 26., Block Erase Flowchart and Pseudo Code](#), for a suggested flowchart for using the Block Erase command.

Program Command

The memory array can be programmed word-by-word. Only one Word in one bank can be programmed at any one time. Two bus write cycles are required to issue the Program Command.

- The first bus cycle sets up the Program command.
- The second latches the Address and the Data to be written and starts the Program/Erase Controller.

After programming has started, read operations in the bank being programmed output the Status Register content.

During Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend command. Refer to [DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE](#) section for detailed information about simultaneous operations allowed in banks not being programmed. Typical Program times are given in [Table 14., Program/Erase Times and Endurance Cycles](#).

Programming aborts if Reset goes to V_{IL} . As data integrity cannot be guaranteed when the program operation is aborted, the memory location must be reprogrammed.

See [APPENDIX C., Figure 22., Program Flowchart and Pseudo Code](#), for the flowchart for using the Program command.

Program/Erase Suspend Command

The Program/Erase Suspend command is used to pause a Program or Block Erase operation. A Bank Erase operation cannot be suspended.

One bus write cycle is required to issue the Program/Erase command. Once the Program/Erase Controller has paused bits SR7, SR6 and/ or SR2 of the Status Register will be set to '1'. The command can be addressed to any bank.

During Program/Erase Suspend the Command Interface will accept the Program/Erase Resume, Read Array (cannot read the erase-suspended block or the program-suspended Word), Read Status Register, Read Electronic Signature and Read CFI Query commands. Additionally, if the suspend operation was Erase then the Clear status Register, Program, Block Lock, Block Lock-Down or Block Unlock commands will also be accepted. The block being erased may be protected by issuing the Block Lock, Block Lock-Down or Protection Register Program commands. Only the blocks not being erased may be read or programmed correctly. When the Program/Erase Resume command is issued the operation will complete. Refer to the [DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE](#) section for detailed information about simultaneous operations allowed during Program/Erase Suspend.

During a Program/Erase Suspend, the device can be placed in standby mode by taking Chip Enable to V_{IH} . Program/Erase is aborted if Reset turns to V_{IL} .

See [APPENDIX C., Figure 25., Program Suspend & Resume Flowchart and Pseudo Code](#), and [Figure 27., Erase Suspend & Resume Flowchart and Pseudo Code](#), for flowcharts for using the Program/Erase Suspend command.

Program/Erase Resume Command

The Program/Erase Resume command can be used to restart the Program/Erase Controller after a Program/Erase Suspend command has paused it. One Bus Write cycle is required to issue the command. The command can be written to any address.

The Program/Erase Resume command does not change the read mode of the banks. If the suspended bank was in Read Status Register, Read Electronic signature or Read CFI Query mode the bank remains in that mode and outputs the corresponding data. If the bank was in Read Array mode subsequent read operations will output invalid data.

If a Program command is issued during a Block Erase Suspend, then the erase cannot be resumed until the programming operation has completed. It is possible to accumulate suspend operations. For example: suspend an erase oper-

ation, start a programming operation, suspend the programming operation then read the array. See [APPENDIX C., Figure 25., Program Suspend & Resume Flowchart and Pseudo Code](#), and [Figure 27., Erase Suspend & Resume Flowchart and Pseudo Code](#), for flowcharts for using the Program/Erase Resume command.

Protection Register Program Command

The Protection Register Program command is used to Program the 128 bit user One-Time-Programmable (OTP) segment of the Protection Register and the Protection Register Lock. The segment is programmed 16 bits at a time. When shipped all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the Address and the Data to be written to the Protection Register and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started.

The segment can be protected by programming bit 1 of the Protection Lock Register (see [Figure 5., Protection Register Memory Map](#)). Attempting to program a previously protected Protection Register will result in a Status Register error. The protection of the Protection Register is not reversible.

The Protection Register Program cannot be suspended. See [APPENDIX C., Figure 29., Protection Register Program Flowchart and Pseudo Code](#), for a flowchart for using the Protection Register Program command.

Set Configuration Register Command

The Set Configuration Register command is used to write a new value to the Configuration Register which defines the burst length, type, X latency, Synchronous/Asynchronous Read mode and the valid Clock edge configuration.

Two Bus Write cycles are required to issue the Set Configuration Register command.

- The first cycle writes the setup command and the address corresponding to the Configuration Register content.
- The second cycle writes the Configuration Register data and the confirm command.

Read operations output the array content after the Set Configuration Register command is issued.

The value for the Configuration Register is always presented on A0-A15. CR0 is on A0, CR1 on A1, etc.; the other address bits are ignored.

Block Lock Command

The Block Lock command is used to lock a block and prevent Program or Erase operations from changing the data in it. All blocks are locked at power-up or reset.

Two Bus Write cycles are required to issue the Block Lock command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. [Table 13.](#) shows the Lock Status after issuing a Block Lock command.

The Block Lock bits are volatile, once set they remain set until a hardware reset or power-down/power-up. They are cleared by a Block Unlock command. Refer to the section, [BLOCK LOCKING](#), for a detailed explanation. See [APPENDIX C., Figure 28., Locking Operations Flowchart and Pseudo Code](#), for a flowchart for using the Lock command.

Block Unlock Command

The Block Unlock command is used to unlock a block, allowing the block to be programmed or erased. Two Bus Write cycles are required to issue the Block Unlock command.

- The first bus cycle sets up the Block Unlock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. [Table 13.](#) shows the protection status after issuing a Block Unlock command. Refer to the section, [BLOCK LOCKING](#), for a detailed explanation and [APPENDIX C., Figure 28., Locking Operations Flowchart and Pseudo Code](#), for a flowchart for using the Unlock command.

Block Lock-Down Command

A locked or unlocked block can be locked-down by issuing the Block Lock-Down command. A locked-down block cannot be programmed or erased, or have its protection status changed when WP is low, V_{IL} . When WP is high, V_{IH} , the Lock-Down function is disabled and the locked blocks can be individually unlocked by the Block Unlock command.

Two Bus Write cycles are required to issue the Block Lock-Down command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. Locked-Down blocks revert to the locked (and not locked-down) state when the device is reset on power-down. [Table 13.](#) shows the Lock Status af-

ter issuing a Block Lock-Down command. Refer to the section, [BLOCK LOCKING](#), for a detailed explanation and [APPENDIX C., Figure 28., Locking Operations Flowchart and Pseudo Code](#), for a flowchart for using the Lock-Down command.

Table 5. Standard Commands

Commands	Cycles	Bus Operations					
		1st Cycle			2nd Cycle		
		Op.	Add	Data	Op.	Add	Data
Read Array	1+	Write	BKA	FFh	Read	WA	RD
Read Status Register	1+	Write	BKA	70h	Read	BKA ⁽²⁾	SRD
Read Electronic Signature	1+	Write	BKA	90h	Read	BKA ⁽²⁾	ESD
Read CFI Query	1+	Write	BKA	98h	Read	BKA ⁽²⁾	QD
Clear Status Register	1	Write	BKA	50h			
Block Erase	2	Write	BKA or BA ⁽³⁾	20h	Write	BA	D0h
Program	2	Write	BKA or WA ⁽³⁾	40h or 10h	Write	WA	PD
Program/Erase Suspend	1	Write	X	B0h			
Program/Erase Resume	1	Write	X	D0h			
Protection Register Program	2	Write	PRA	C0h	Write	PRA	PRD
Set Configuration Register	2	Write	CRD	60h	Write	CRD	03h
Block Lock	2	Write	BKA or BA ⁽³⁾	60h	Write	BA	01h
Block Unlock	2	Write	BKA or BA ⁽³⁾	60h	Write	BA	D0h
Block Lock-Down	2	Write	BKA or BA ⁽³⁾	60h	Write	BA	2Fh

Note: 1. X = Don't Care, WA=Word Address in targeted bank, RD=Read Data, SRD=Status Register Data, ESD=Electronic Signature Data, QD=Query Data, BA=Block Address, BKA= Bank Address, PD=Program Data, PRA=Protection Register Address, PRD=Protection Register Data, CRD=Configuration Register Data.

2. Must be same bank as in the first cycle. The signature addresses are listed in [Table 6.](#)


3. Any address within the bank can be used.

Table 6. Electronic Signature Codes

Code		Address (h)	Data (h)
Manufacturer Code		Bank Address + 00	0020
Device Code	Top	Bank Address + 01	881E
	Bottom	Bank Address + 01	881F
Block Protection	Locked	Block Address + 02	0001
	Unlocked		0000
	Locked and Locked-Down		0003
	Unlocked and Locked-Down		0002
Reserved		Bank Address + 03	Reserved
Configuration Register		Bank Address + 05	CR
Protection Register Lock	ST Factory Default	Bank Address + 80	0002
	OTP Area Permanently Locked		0000
Protection Register		Bank Address + 81 Bank Address + 84	Unique Device Number
		Bank Address + 85 Bank Address + 8C	OTP Area

Note: CR=Configuration Register.

Figure 5. Protection Register Memory Map



COMMAND INTERFACE - FACTORY PROGRAM COMMANDS

The Factory Program commands are used to speed up programming. They require V_{PP} to be at V_{PPH} except for the Bank Erase command which also operates at $V_{PP} = V_{DD}$. Refer to [Table 7., Factory Program Commands](#), in conjunction with the following text descriptions.

The use of Factory Program commands requires certain operating conditions.

- V_{PP} must be set to V_{PPH} (except for Bank Erase command),
- V_{DD} must be within operating range,
- Ambient temperature, T_A must be $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$,
- The targeted block must be unlocked.

Bank Erase Command

The Bank Erase command can be used to erase a bank. It sets all the bits within the selected bank to '1'. All previous data in the bank is lost. The Bank Erase command will ignore any protected blocks within the bank. If all blocks in the bank are protected then the Bank Erase operation will abort and the data in the bank will not be changed. The Status Register will not output any error.

Bank Erase operations can be performed at both $V_{PP} = V_{PPH}$ and $V_{PP} = V_{DD}$.

Two Bus Write cycles are required to issue the command.

- The first bus cycle sets up the Bank Erase command.
- The second latches the bank address in the Program/Erase Controller and starts it.

If the second bus cycle is not Write Bank Erase Confirm (D0h), Status Register bits SR4 and SR5 are set and the command aborts. Erase aborts if Reset turns to V_{IL} . As data integrity cannot be guaranteed when the Erase operation is aborted, the bank must be erased again.

Once the command is issued the device outputs the Status Register data when any address within the bank is read. At the end of the operation the bank will remain in Read Status Register mode until a Read Array, Read CFI Query or Read Electronic Signature command is issued.

During Bank Erase operations the bank being erased will only accept the Read Array, Read Status Register, Read Electronic Signature and Read CFI Query command, all other commands will be ignored.

For optimum performance, Bank Erase commands should be limited to a maximum of 100 Program/Erase cycles per Block. After 100 Program/Erase cycles the internal algorithm will still operate properly but some degradation in performance may occur.

Dual Operations are not supported during Bank Erase operations and the command cannot be suspended.

Typical Erase times are given in [Table 14., Program/Erase Times and Endurance Cycles](#).

Double Word Program Command

The Double Word Program command improves the programming throughput by writing a page of two adjacent words in parallel. The two words must differ only for the address A0.

Three bus write cycles are necessary to issue the Double Word Program command.

- The first bus cycle sets up the Double Word Program Command.
- The second bus cycle latches the Address and the Data of the first word to be written.
- The third bus cycle latches the Address and the Data of the second word to be written and starts the Program/Erase Controller.

Read operations in the bank being programmed output the Status Register content after the programming has started.

During Double Word Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature and Read CFI Query command, all other commands will be ignored. Dual operations are not supported during Double Word Program operations and the command cannot be suspended. Typical Program times are given in [Table 14., Program/Erase Times and Endurance Cycles](#).

Programming aborts if Reset goes to V_{IL} . As data integrity cannot be guaranteed when the program operation is aborted, the memory locations must be reprogrammed.

See [APPENDIX C., Figure 23., Double Word Program Flowchart and Pseudo code](#), for the flowchart for using the Double Word Program command.

Quadruple Word Program Command

The Quadruple Word Program command improves the programming throughput by writing a page of four adjacent words in parallel. The four words must differ only for the addresses A0 and A1.

Five bus write cycles are necessary to issue the Quadruple Word Program command.

- The first bus cycle sets up the Double Word Program Command.
- The second bus cycle latches the Address and the Data of the first word to be written.

- The third bus cycle latches the Address and the Data of the second word to be written.
- The fourth bus cycle latches the Address and the Data of the third word to be written.
- The fifth bus cycle latches the Address and the Data of the fourth word to be written and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the programming has started.

Programming aborts if Reset goes to V_{IL} . As data integrity cannot be guaranteed when the program operation is aborted, the memory locations must be reprogrammed.

During Quadruple Word Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature and Read CFI Query command, all other commands will be ignored.

Dual operations are not supported during Quadruple Word Program operations and the command cannot be suspended. Typical Program times are given in [Table 14., Program/Erase Times and Endurance Cycles](#).

See [APPENDIX C., Figure 24., Quadruple Word Program Flowchart and Pseudo Code](#), for the flowchart for using the Quadruple Word Program command.

Enhanced Factory Program Command

The Enhanced Factory Program command can be used to program large streams of data within any one block. It greatly reduces the total programming time when a large number of Words are written to a block at any one time.

Dual operations are not supported during the Enhanced Factory Program operation and the command cannot be suspended.

For optimum performance the Enhanced Factory Program commands should be limited to a maximum of 10 program/erase cycles per block. If this limit is exceeded the internal algorithm will continue to work properly but some degradation in performance is possible. Typical Program times are given in [Table 14.](#)

The Enhanced Factory Program command has four phases: the Setup Phase, the Program Phase to program the data to the memory, the Verify Phase to check that the data has been correctly programmed and reprogram if necessary and the Exit Phase. Refer to [Table 7., Factory Program Commands](#), and [Figure 30., Enhanced Factory Program Flowchart](#).

Setup Phase. The Enhanced Factory Program command requires two Bus Write operations to initiate the command.

- The first bus cycle sets up the Enhanced Factory Program command.
- The second bus cycle confirms the command.

The Status Register P/E.C. Bit SR7 should be read to check that the P/E.C. is ready. After the confirm command is issued, read operations output the Status Register data. The read Status Register command must not be issued as it will be interpreted as data to program.

Program Phase. The Program Phase requires $n+1$ cycles, where n is the number of Words (refer to [Table 7., Factory Program Commands](#) and [Figure 30., Enhanced Factory Program Flowchart](#)).

Three successive steps are required to issue and execute the Program Phase of the command.

1. Use one Bus Write operation to latch the Start Address and the first Word to be programmed. The Status Register Bank Write Status bit SR0 should be read to check that the P/E.C. is ready for the next Word.
2. Each subsequent Word to be programmed is latched with a new Bus Write operation. The address can either remain the Start Address, in which case the P/E.C. increments the address location or the address can be incremented in which case the P/E.C. jumps to the new address. If any address that is not in the same block as the Start Address is given with data FFFFh, the Program Phase terminates and the Verify Phase begins. The Status Register bit SR0 should be read between each Bus Write cycle to check that the P/E.C. is ready for the next Word.
3. Finally, after all Words have been programmed, write one Bus Write operation with data FFFFh to any address outside the block containing the Start Address, to terminate the programming phase. If the data is not FFFFh, the command is ignored.

The memory is now set to enter the Verify Phase.

Verify Phase. The Verify Phase is similar to the Program Phase in that all Words must be resent to the memory for them to be checked against the programmed data. The Program/Erase Controller checks the stream of data with the data that was programmed in the Program Phase and reprograms the memory location if necessary.

Three successive steps are required to execute the Verify Phase of the command.

1. Use one Bus Write operation to latch the Start Address and the first Word, to be verified. The Status Register bit SR0 should be read to check that the Program/Erase Controller is ready for the next Word.
2. Each subsequent Word to be verified is latched with a new Bus Write operation. The

Words must be written in the same order as in the Program Phase. The address can remain the Start Address or be incremented. If any address that is not in the same block as the Start Address is given with data FFFFh, the Verify Phase terminates. Status Register bit SR0 should be read to check that the P/E.C. is ready for the next Word.

3. Finally, after all Words have been verified, write one Bus Write operation with data FFFFh to any address outside the block containing the Start Address, to terminate the Verify Phase.

If the Verify Phase is successfully completed the memory remains in Read Status Register mode. If the Program/Erase Controller fails to reprogram a given location, the error will be signaled in the Status Register.

Exit Phase. Status Register P/E.C. bit SR7 set to '1' indicates that the device has returned to Read mode. A full Status Register check should be done to ensure that the block has been successfully programmed. See the section on the [STATUS REGISTER](#) for more details.

Quadruple Enhanced Factory Program Command

The Quadruple Enhanced Factory Program command can be used to program one or more pages of four adjacent words in parallel. The four words must differ only for the addresses A0 and A1.

Dual operations are not supported during Quadruple Enhanced Factory Program operations and the command cannot be suspended.

The Quadruple Enhanced Factory Program command has four phases: the Setup Phase, the Load Phase where the data is loaded into the buffer, the combined Program and Verify Phase where the loaded data is programmed to the memory and then automatically checked and reprogrammed if necessary and the Exit Phase. Unlike the Enhanced Factory Program it is not necessary to re-submit the data for the Verify Phase. The Load Phase and the Program and Verify Phase can be repeated to program any number of pages within the block.

Setup Phase. The Quadruple Enhanced Factory Program command requires one Bus Write operation to initiate the load phase. After the setup command is issued, read operations output the Status Register data. The Read Status Register command must not be issued as it will be interpreted as data to program.

Load Phase. The Load Phase requires 4 cycles to load the data (refer to [Table 7., Factory Program Commands](#) and [Figure 31., Quadruple Enhanced Factory Program Flowchart](#)). Once the first Word of each Page is written it is impossible

to exit the Load phase until all four Words have been written.

Two successive steps are required to issue and execute the Load Phase of the Quadruple Enhanced Factory Program command.

1. Use one Bus Write operation to latch the Start Address and the first Word of the first Page to be programmed. For subsequent Pages the first Word address can remain the Start Address (in which case the next Page is programmed) or can be any address in the same block. If any address with data FFFFh is given that is not in the same block as the Start Address, the device enters the Exit Phase. For the first Load Phase Status Register bit SR7 should be read after the first Word has been issued to check that the command has been accepted (bit SR7 set to '0'). This check is not required for subsequent Load Phases.
2. Each subsequent Word to be programmed is latched with a new Bus Write operation. The address is only checked for the first Word of each Page as the order of the Words to be programmed is fixed.

The memory is now set to enter the Program and Verify Phase.

Program and Verify Phase. In the Program and Verify Phase the four Words that were loaded in the Load Phase are programmed in the memory array and then verified by the Program/Erase Controller. If any errors are found the Program/Erase Controller reprograms the location. During this phase the Status Register shows that the Program/Erase Controller is busy, Status Register bit SR7 set to '0', and that the device is not waiting for new data, Status Register bit SR0 set to '1'. When Status Register bit SR0 is set to '0' the Program and Verify phase has terminated.

Once the Verify Phase has successfully completed subsequent pages in the same block can be loaded and programmed. The device returns to the beginning of the Load Phase by issuing one Bus Write operation to latch the Address and the first of the four new Words to be programmed.

Exit Phase. Finally, after all the pages have been programmed, write one Bus Write operation with data FFFFh to any address outside the block containing the Start Address, to terminate the Load and Program and Verify Phases.

Status Register bit SR7 set to '1' and bit SR0 set to '0' indicate that the Quadruple Enhanced Factory Program command has terminated. A full Status Register check should be done to ensure that the block has been successfully programmed. See the section on the [STATUS REGISTER](#) for more details.

M30W0R7000T1, M30W0R7000B1

If the Program and Verify Phase has successfully completed the memory returns to Read mode. If the P/E.C. fails to program and reprogram a given

location, the error will be signaled in the Status Register.

Table 7. Factory Program Commands

Command	Phase	Cycles	Bus Write Operations											
			1st		2nd		3rd		Final -1		Final			
			Add	Data	Add	Data	Add	Data	Add	Data	Add	Data		
Bank Erase		2	BKA	80h	BKA	D0h								
Double Word Program ⁽⁴⁾		3	BKA or WA1 ⁽⁸⁾	35h	WA1	PD1	WA2	PD2						
Quadruple Word Program ⁽⁵⁾		5	BKA or WA1 ⁽⁸⁾	56h	WA1	PD1	WA2	PD2	WA3	PD3	WA4	PD4		
Enhanced Factory Program ⁽⁶⁾	Setup, Program	2+ n+1	BKA or WA1 ⁽⁸⁾	30h	BA or WA1 ⁽⁹⁾	D0h	WA1 ⁽²⁾	PD1	WAn ⁽³⁾	PAn	NOT WA1 ⁽²⁾	FFFFh		
	Verify, Exit	n+1	WA1 ⁽²⁾	PD1	WA2 ⁽³⁾	PD2	WA3 ⁽³⁾	PD3	WAn ⁽³⁾	PAn	NOT WA1 ⁽²⁾	FFFFh		
Quadruple Enhanced Factory Program ^(5,6)	Setup, first Load	5	BKA or WA1 ⁽⁸⁾	75h	WA1 ⁽²⁾	PD1	WA2 ⁽⁷⁾	PD2	WA3 ⁽⁷⁾	PD3	WA4 ⁽⁷⁾	PD4		
	First Program & Verify		Automatic											
	Subsequent Loads	4	WA1i ⁽²⁾	PD1i	WA2i ⁽⁷⁾	PD2i	WA3i ⁽⁷⁾	PD3i			WA4i ⁽⁷⁾	PD4i		
	Subsequent Program & Verify		Automatic											
	Exit	1	NOT WA1 ⁽²⁾	FFFFh										

Note: 1. WA=Word Address in targeted bank, BKA= Bank Address, PD=Program Data, BA=Block Address.

2. WA1 is the Start Address. NOT WA1 is any address that is not in the same block as WA1.

3. Address can remain Starting Address WA1 or be incremented.

4. Word Addresses 1 and 2 must be consecutive Addresses differing only for A0.

5. Word Addresses 1,2,3 and 4 must be consecutive Addresses differing only for A0 and A1.

6. A Bus Read must be done between each Write cycle where the data is programmed or verified to read the Status Register and check that the memory is ready to accept the next data. n = number of Words, i = number of Pages to be programmed.

7. Address is only checked for the first Word of each Page as the order to program the Words in each page is fixed so subsequent Words in each Page can be written to any address.

8. Any address within the bank can be used.

9. Any address within the block can be used.

STATUS REGISTER

The Status Register provides information on the current or previous Program or Erase operations. Issue a Read Status Register command to read the contents of the Status Register, refer to [Read Status Register Command](#) section for more details. To output the contents, the Status Register is latched and updated on the falling edge of the Chip Enable or Output Enable signals and can be read until Chip Enable or Output Enable returns to V_{IH} . The Status Register can only be read using single asynchronous or single synchronous reads. Bus Read operations from any address within the bank, always read the Status Register during Program and Erase operations.

The various bits convey information about the status and any errors of the operation. Bits SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset by the device. Bits SR5, SR4, SR3 and SR1 give information on errors, they are set by the device but must be reset by issuing a Clear Status Register command or a hardware reset. If an error bit is set to '1' the Status Register should be reset before issuing another command. SR7 to SR1 refer to the status of the device while SR0 refers to the status of the addressed bank.

The bits in the Status Register are summarized in [Table 8., Status Register Bits](#). Refer to [Table 8.](#) in conjunction with the following text descriptions.

Program/Erase Controller Status Bit (SR7). The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive in any bank. When the Program/Erase Controller Status bit is Low (set to '0'), the Program/Erase Controller is active; when the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High.

During Program, Erase, operations the Program/Erase Controller Status bit can be polled to find the end of the operation. Other bits in the Status Register should not be tested until the Program/Erase Controller completes the operation and the bit is High.

After the Program/Erase Controller completes its operation the Erase Status, Program Status, V_{PP} Status and Block Lock Status bits should be tested for errors.

Erase Suspend Status Bit (SR6). The Erase Suspend Status bit indicates that an Erase operation has been suspended or is going to be sus-

pending in the addressed block. When the Erase Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The Erase Suspend Status should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). SR7 is set within the Erase Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns Low.

Erase Status Bit (SR5). The Erase Status bit can be used to identify if the memory has failed to verify that the block or bank has erased correctly. When the Erase Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the block or bank and still failed to verify that it has erased correctly. The Erase Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Erase Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

Program Status Bit (SR4). The Program Status bit is used to identify a Program failure or an attempt to program a '1' to an already programmed bit when $V_{PP} = V_{PPH}$.

When the Program Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the byte and still failed to verify that it has programmed correctly.

After an attempt to program a '1' to an already programmed bit, the Program Status bit SR4 only goes High (set to '1') if $V_{PP} = V_{PPH}$ (if V_{PP} is different from V_{PPH} , SR4 remains Low (set to '0') and the attempt is not shown).

The Program Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Program Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new command is issued, otherwise the new command will appear to fail.

V_{PP} Status Bit (SR3). The V_{PP} Status bit can be used to identify an invalid voltage on the V_{PP} pin during Program and Erase operations. The V_{PP} pin is only sampled at the beginning of a Program

or Erase operation. Indeterminate results can occur if V_{PP} becomes invalid during an operation.

When the V_{PP} Status bit is Low (set to '0'), the voltage on the V_{PP} pin was sampled at a valid voltage; when the V_{PP} Status bit is High (set to '1'), the V_{PP} pin has a voltage that is below the V_{PP} Lockout Voltage, V_{PPLK} , the memory is protected and Program and Erase operations cannot be performed.

Once set High, the V_{PP} Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

Program Suspend Status Bit (SR2). The Program Suspend Status bit indicates that a Program operation has been suspended in the addressed block. When the Program Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command. The Program Suspend Status should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). SR2 is set within the Program Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns Low.

Block Protection Status Bit (SR1). The Block Protection Status bit can be used to identify if a Program or Block Erase operation has tried to modify the contents of a locked block.

When the Block Protection Status bit is High (set to '1'), a Program or Erase operation has been attempted on a locked block.

Once set High, the Block Protection Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new command is issued, otherwise the new command will appear to fail.

Bank Write/Multiple Word Program Status Bit (SR0). The Bank Write Status bit indicates whether the addressed bank is programming or erasing. In Enhanced Factory Program mode the Multiple Word Program bit shows if a Word has finished programming or verifying depending on the phase. The Bank Write Status bit should only be considered valid when the Program/Erase Controller Status SR7 is Low (set to '0').

When both the Program/Erase Controller Status bit and the Bank Write Status bit are Low (set to '0'), the addressed bank is executing a Program or Erase operation. When the Program/Erase Controller Status bit is Low (set to '0') and the Bank Write Status bit is High (set to '1'), a Program or Erase operation is being executed in a bank other than the one being addressed.

In Enhanced Factory Program mode if Multiple Word Program Status bit is Low (set to '0'), the device is ready for the next Word, if the Multiple Word Program Status bit is High (set to '1') the device is not ready for the next Word.

Note: Refer to [APPENDIX C., FLOWCHARTS AND PSEUDO CODES](#), for using the Status Register.

Table 8. Status Register Bits

Bit	Name	Type	Logic Level	Definition	
SR7	P/E.C. Status	Status	'1'	Ready	
			'0'	Busy	
SR6	Erase Suspend Status	Status	'1'	Erase Suspended	
			'0'	Erase In progress or Completed	
SR5	Erase Status	Error	'1'	Erase Error	
			'0'	Erase Success	
SR4	Program Status	Error	'1'	Program Error	
			'0'	Program Success	
SR3	V _{PP} Status	Error	'1'	V _{PP} Invalid, Abort	
			'0'	V _{PP} OK	
SR2	Program Suspend Status	Status	'1'	Program Suspended	
			'0'	Program In Progress or Completed	
SR1	Block Protection Status	Error	'1'	Program/Erase on protected Block, Abort	
			'0'	No operation to protected blocks	
SR0	Bank Write Status	Status	'1'	SR7 = '1'	Not Allowed
				SR7 = '0'	Program or erase operation in a bank other than the addressed bank
			'0'	SR7 = '1'	No Program or erase operation in the device
				SR7 = '0'	Program or erase operation in addressed bank
	Multiple Word Program Status (Enhanced Factory Program mode)	Status	'1'	SR7 = '1'	Not Allowed
				SR7 = '0'	Program or erase operation in a bank other than the addressed bank
			'0'	SR7 = '1'	No Program or erase operation in the device
				SR7 = '0'	Program or erase operation in addressed bank

Note: Logic level '1' is High, '0' is Low.

CONFIGURATION REGISTER

The Configuration Register is used to configure the type of bus access that the memory will perform. Refer to [READ MODES](#) section for details on read operations.

The Configuration Register is set through the Command Interface. After a Reset or Power-Up the device is configured for asynchronous page read (CR15 = 1). The Configuration Register bits are described in [Table 9](#). They specify the selection of the burst length, burst type, burst X latency and the Read operation. Refer to [Figures 6 and 7](#) for examples of synchronous burst configurations.

Read Select Bit (CR15)

The Read Select bit, CR15, is used to switch between asynchronous and synchronous Bus Read operations. When the Read Select bit is set to '1', read operations are asynchronous; when the Read Select bit is set to '0', read operations are synchronous. Synchronous Burst Read is supported in both parameter and main blocks and can be performed across banks.

On reset or power-up the Read Select bit is set to '1' for asynchronous access.

X-Latency Bits (CR13-CR11)

The X-Latency bits are used during Synchronous Read operations to set the number of clock cycles between the address being latched and the first data becoming available. For correct operation the X-Latency bits can only assume the values in [Table 9., Configuration Register](#).

The correspondence between X-Latency settings and the maximum sustainable frequency must be calculated taking into account some system parameters. Two conditions must be satisfied:

1. Depending on whether t_{AVK_CPU} or t_{DELAY} is supplied either one of the following two equations must be satisfied:

$$(n + 1) t_K \geq t_{ACC} - t_{AVK_CPU} + t_{QVK_CPU}$$

$$(n + 2) t_K \geq t_{ACC} + t_{DELAY} + t_{QVK_CPU}$$

2. and also

$$t_K > t_{KQV} + t_{QVK_CPU}$$

where

n is the chosen X-Latency configuration code

t_K is the clock period

t_{AVK_CPU} is clock to address valid, \bar{L} Low, or \bar{E} Low, whichever occurs last

t_{DELAY} is address valid, \bar{L} Low, or \bar{E} Low to clock, whichever occurs last

t_{QVK_CPU} is the data setup time required by the system CPU,

t_{KQV} is the clock to data valid time

t_{ACC} is the random access time of the device.

Refer to [Figure 6., X-Latency and Data Output Configuration Example](#).

Wait Polarity Bit (CR10)

In synchronous burst mode the Wait signal indicates whether the output data are valid or a WAIT state must be inserted. The Wait Polarity bit is used to set the polarity of the Wait signal. When the Wait Polarity bit is set to '0' the Wait signal is active Low. When the Wait Polarity bit is set to '1' the Wait signal is active High (default).

Data Output Configuration Bit (CR9)

The Data Output Configuration bit determines whether the output remains valid for one or two clock cycles. When the Data Output Configuration Bit is '0' the output data is valid for one clock cycle, when the Data Output Configuration Bit is '1' the output data is valid for two clock cycles.

The Data Output Configuration depends on the condition:

- $t_K > t_{KQV} + t_{QVK_CPU}$

where t_K is the clock period, t_{QVK_CPU} is the data setup time required by the system CPU and t_{KQV} is the clock to data valid time. If this condition is not satisfied, the Data Output Configuration bit should be set to '1' (two clock cycles). Refer to [Figure 6., X-Latency and Data Output Configuration Example](#).

Wait Configuration Bit (CR8)

In burst mode the Wait bit controls the timing of the Wait output pin, WAIT. When WAIT is asserted, Data is Not Valid and when WAIT is deasserted, Data is Valid. When the Wait bit is '0' the Wait output pin is asserted during the wait state. When the Wait bit is '1' (default) the Wait output pin is asserted one clock cycle before the wait state.

Burst Type Bit (CR7)

The Burst Type bit is used to configure the sequence of addresses read as sequential or interleaved. When the Burst Type bit is '0' the memory outputs from interleaved addresses; when the Burst Type bit is '1' (default) the memory outputs from sequential addresses. See [Table 10., Burst Type Definition](#), for the sequence of addresses output from a given starting address in each mode.

Valid Clock Edge Bit (CR6)

The Valid Clock Edge bit, CR6, is used to configure the active edge of the Clock, K, during Synchronous Burst Read operations. When the Valid Clock Edge bit is '0' the falling edge of the Clock is the active edge; when the Valid Clock Edge bit is '1' the rising edge of the Clock is active.

Wrap Burst Bit (CR3)

The burst reads can be confined inside the 4 or 8 Word boundary (wrap) or overcome the boundary

(no wrap). The Wrap Burst bit is used to select between wrap and no wrap. When the Wrap Burst bit is set to '0' the burst read wraps; when it is set to '1' the burst read does not wrap.

Burst length Bits (CR2-CR0)

The Burst Length bits set the number of Words to be output during a Synchronous Burst Read operation as result of a single address latch cycle. They can be set for 4 Words, 8 Words, 16 Words or continuous burst, where all the words are read sequentially.

In continuous burst mode the burst sequence can cross bank boundaries.

In continuous burst mode or in 4, 8, 16 Words no-wrap, depending on the starting address, the de-

vice asserts the WAIT output to indicate that a delay is necessary before the data is output.

If the starting address is aligned to a 4 Word boundary no wait states are needed and the WAIT output is not asserted.

If the starting address is shifted by 1,2 or 3 positions from the four word boundary, WAIT will be asserted for 1, 2 or 3 clock cycles when the burst sequence crosses the first 16 Word boundary, to indicate that the device needs an internal delay to read the successive words in the array. WAIT will be asserted only once during a continuous burst access. See also [Table 10., Burst Type Definition](#).

CR14, CR5 and **CR4** are reserved for future use.

Table 9. Configuration Register

Bit	Description	Value	Description
CR15	Read Select	0	Synchronous Read
		1	Asynchronous Read (Default at power-on)
CR14	Reserved		
CR13-CR11	X-Latency	010	2 clock latency
		011	3 clock latency
		100	4 clock latency
		101	5 clock latency
		111	Reserved (default)
		Other configurations reserved	
CR10	Wait Polarity	0	WAIT is active Low
		1	WAIT is active high (default)
CR9	Data Output Configuration	0	Data held for one clock cycle
		1	Data held for two clock cycles (default)
CR8	Wait Configuration	0	WAIT is active during wait state
		1	WAIT is active one data cycle before wait state (default)
CR7	Burst Type	0	Interleaved
		1	Sequential (default)
CR6	Valid Clock Edge	0	Falling Clock edge
		1	Rising Clock edge (default)
CR5-CR4	Reserved		
CR3	Wrap Burst	0	Wrap
		1	No Wrap (default)
CR2-CR0	Burst Length	001	4 Words
		010	8 Words
		011	16 Words
		111	Continuous (CR7 must be set to '1') (default)

Table 10. Burst Type Definition

Mode	Start Add	4 Words		8 Words		16 Words		Continuous Burst
		Sequen-tial	Inter-leaved	Sequential	Interleaved	Sequential	Interleaved	
Wrap	0	0-1-2-3	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15	0-1-2-3-4-5-6...
	1	1-2-3-0	1-0-3-2	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6	1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-0	1-0-3-2-5-4-7-6-9-8-11-10-13-12-15-14	1-2-3-4-5-6-7-...15-WAIT-16-17-18...
	2	2-3-0-1	2-3-0-1	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5	2-3-4-5-6-7-8-9-10-11-12-13-14-15-0-1	2-3-0-1-6-7-4-5-10-11-8-9-14-15-12-13	2-3-4-5-6-7...15-WAIT-WAIT-16-17-18...
	3	3-0-1-2	3-2-1-0	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4	3-4-5-6-7-8-9-10-11-12-13-14-15-0-1-2	3-2-1-0-7-6-5-4-11-10-9-8-15-14-13-12	3-4-5-6-7...15-WAIT-WAIT-WAIT-16-17-18...
	...							
	7	7-4-5-6	7-6-5-4	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	7-8-9-10-11-12-13-14-15-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0-15-14-13-12-11-10-9-8	7-8-9-10-11-12-13-14-15-WAIT-WAIT-WAIT-16-17...
	...							
	12							12-13-14-15-16-17-18...
	13							13-14-15-WAIT-16-17-18...
	14							14-15-WAIT-WAIT-16-17-18....
	15							15-WAIT-WAIT-WAIT-16-17-18...

M30W0R7000T1, M30W0R7000B1

Mode	Start Add	4 Words		8 Words		16 Words		Continuous Burst
		Sequen-tial	Inter-leaved	Sequential	Interleaved	Sequential	Interleaved	
No-wrap	0	0-1-2-3		0-1-2-3-4-5-6-7		0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15		Same as for Wrap (Wrap /No Wrap has no effect on Continuous Burst)
	1	1-2-3-4		1-2-3-4-5-6-7-8		1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-WAIT-16		
	2	2-3-4-5		2-3-4-5-6-7-8-9...		2-3-4-5-6-7-8-9-10-11-12-13-14-15-WAIT-WAIT-16-17		
	3	3-4-5-6		3-4-5-6-7-8-9-10		3-4-5-6-7-8-9-10-11-12-13-14-15-WAIT-WAIT-WAIT-16-17-18		
	...							
	7	7-8-9-10		7-8-9-10-11-12-13-14		7-8-9-10-11-12-13-14-15-WAIT-WAIT-WAIT-16-17-18-19-20-21-22		
	...							
	12	12-13-14-15		12-13-14-15-16-17-18-19		12-13-14-15-16-17-18-19-20-21-22-23-24-25-26-27		
	13	13-14-15-WAIT-16		13-14-15-WAIT-16-17-18-19-20		13-14-15-WAIT-16-17-18-19-20-21-22-23-24-25-26-27-28		
	14	14-15-WAIT-WAIT-16-17		14-15-WAIT-WAIT-16-17-18-19-20-21		14-15-WAIT-WAIT-16-17-18-19-20-21-22-23-24-25-26-27-28-29		
	15	15-WAIT-WAIT-WAIT-16-17-18		15-WAIT-WAIT-WAIT-16-17-18-19-20-21-22		15-WAIT-WAIT-WAIT-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30		

Figure 6. X-Latency and Data Output Configuration Example





Figure 7. Wait Configuration Example



READ MODES

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is Asynchronous; if the data output is synchronized with clock, the read operation is Synchronous.

The Read mode and data output format are determined by the Configuration Register. (See [CONFIGURATION REGISTER](#) section for details). All banks supports both asynchronous and synchronous read operations. The Multiple Bank architecture allows read operations in one bank, while write operations are being executed in another (see Tables 11 and 12).

Asynchronous Read Mode

In Asynchronous Read operations the clock signal is 'don't care'. The device outputs the data corresponding to the address latched, that is the memory array, Status Register, Common Flash Interface or Electronic Signature depending on the command issued. CR15 in the Configuration Register must be set to '1' for Asynchronous operations.

In Asynchronous Read mode a Page of data is internally read and stored in a Page Buffer. The Page has a size of 4 Words and is addressed by A0 and A1 address inputs. The address inputs A0 and A1 are not gated by Latch Enable in Asynchronous Read mode.

The first read operation within the Page has a longer access time (T_{acc} , Random access time), subsequent reads within the same Page have much shorter access times. If the Page changes then the normal, longer timings apply again.

Asynchronous Read operations can be performed in two different ways, Asynchronous Random Access Read and Asynchronous Page Read. Only Asynchronous Page Read takes full advantage of the internal page storage so different timings are applied.

During Asynchronous Read operations, after a bus inactivity of 150ns, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

In Asynchronous Read mode, the WAIT signal is always asserted.

See [Table 20.](#), [Asynchronous Read AC Characteristics](#), [Figure 10.](#), [Asynchronous Random Access Read AC Waveforms](#), and [Figure 11.](#), [Asynchronous Page Read AC Waveforms](#), for details.

Synchronous Burst Read Mode

In Synchronous Burst Read mode the data is output in bursts synchronized with the clock. It is pos-

sible to perform burst reads across bank boundaries.

Synchronous Burst Read mode can only be used to read the memory array. For other read operations, such as Read Status Register, Read CFI and Read Electronic Signature, Single Synchronous Read or Asynchronous Random Access Read must be used.

In Synchronous Burst Read mode the flow of the data output depends on parameters that are configured in the Configuration Register.

A burst sequence is started at the first clock edge (rising or falling depending on Valid Clock Edge bit CR6 in the Configuration Register) after the falling edge of Latch Enable or Chip Enable, whichever occurs last. Addresses are internally incremented and after a delay of 2 to 5 clock cycles (X latency bits CR13-CR11) the corresponding data are output on each clock cycle.

The number of Words to be output during a Synchronous Burst Read operation can be configured as 4, 8, 16 Words, or Continuous (Burst Length bits CR2-CR0). The data can be configured to remain valid for one or two clock cycles (Data Output Configuration bit CR9).

The order of the data output can be modified through the Burst Type and the Wrap Burst bits in the Configuration Register. The burst sequence may be configured to be sequential or interleaved (CR7). The burst reads can be confined inside the 4, 8 or 16 Word boundary (Wrap) or overcome the boundary (No Wrap). If the starting address is aligned to the Burst Length (4, 8 or 16 Words) the wrapped configuration has no impact on the output sequence. Interleaved mode is not allowed in Continuous Burst Read mode or with No Wrap sequences.

A WAIT signal may be asserted to indicate to the system that an output delay will occur. This delay will depend on the starting address of the burst sequence; the worst case delay will occur when the sequence is crossing a 16 Word boundary and the starting address was at the end of a four word boundary.

WAIT is asserted during X latency, the Wait state and at the end of 4-, 8- or 16-Word burst. It is only deasserted when output data are valid. In Continuous Burst Read mode a Wait state will occur when crossing the first 16 Word boundary. If the burst starting address is aligned to a 4 Word Page, the Wait state will not occur.

The WAIT signal can be configured to be active Low or active High (default) by setting CR10 in the Configuration Register. The WAIT signal is meaningful only in Synchronous Burst Read mode, in

other modes, WAIT is always asserted (except for Read Array mode).

See [Table 21.](#), [Synchronous Read AC Characteristics](#), and [Figure 12.](#), [Synchronous Burst Read AC Waveforms](#), for details.

Synchronous Burst Read Suspend. A Synchronous Burst Read operation can be suspended, freeing the data bus for other higher priority devices. It can be suspended during the initial access latency time (before data is output) in which case the initial latency time can be reduced to zero, or after the device has output data. When the Synchronous Burst Read operation is suspended, internal array sensing continues and any previously latched internal data is retained. A burst sequence can be suspended and resumed as often as required as long as the operating conditions of the device are met.

A Synchronous Burst Read operation is suspended when \bar{E} is low and the current address has been latched (on a Latch Enable rising edge or on a valid clock edge). The clock signal is then halted at V_{IH} or at V_{IL} , and \bar{G} goes high.

When \bar{G} becomes low again and the clock signal restarts, the Synchronous Burst Read operation is resumed exactly where it stopped.

WAIT being gated by \bar{E} remains active and will not revert to high-impedance when \bar{G} goes high. So if two or more devices are connected to the system's READY signal, to prevent bus contention the WAIT signal of the Flash memory should not be directly connected to the system's READY signal.

See [Table 21.](#), [Synchronous Read AC Characteristics](#) and [Figure 14.](#), [Synchronous Burst Read Suspend AC Waveforms](#), for details.

Single Synchronous Read Mode

Single Synchronous Read operations are similar to Synchronous Burst Read operations except that only the first data output after the X latency is valid. Synchronous Single Reads are used to read the Electronic Signature, Status Register, CFI, Block Protection Status, Configuration Register Status or Protection Register. When the addressed bank is in Read CFI, Read Status Register or Read Electronic Signature mode, the WAIT signal is always asserted.

See [Table 21.](#), [Synchronous Read AC Characteristics](#) and [Figure 13.](#), [Single Synchronous Read AC Waveforms](#), for details.

DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE

The Multiple Bank Architecture of the M30W0R7000T1/B1 provides flexibility for software developers by allowing code and data to be split with 4Mbit granularity. The Dual Operations feature simplifies the software management of the device and allows code to be executed from one bank while another bank is being programmed or erased.

The Dual operations feature means that while programming or erasing in one bank, Read operations are possible in another bank with zero latency (only one bank at a time is allowed to be in Program or Erase mode). If a Read operation is required in a bank which is programming or erasing, the Program or Erase operation can be suspended.

Also if the suspended operation was Erase then a Program command can be issued to another block, so the device can have one block in Erase Suspend mode, one programming and other banks in Read mode. Bus Read operations are allowed in another bank between setup and confirm cycles of program or erase operations. The combination of these features means that read operations are possible at any moment.

Tables 11 and 12 show the dual operations possible in other banks and in the same bank. For a complete list of possible commands refer to [APPENDIX D., COMMAND INTERFACE STATE TABLES.](#)

Table 11. Dual Operations Allowed In Other Banks

Status of bank	Commands allowed in another bank							
	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Programming	Yes	Yes	Yes	Yes	–	–	Yes	–
Erasing	Yes	Yes	Yes	Yes	–	–	Yes	–
Program Suspended	Yes	Yes	Yes	Yes	–	–	–	Yes
Erase Suspended	Yes	Yes	Yes	Yes	Yes	–	–	Yes

Table 12. Dual Operations Allowed In Same Bank

Status of bank	Commands allowed in same bank							
	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Programming	_(2)	Yes	Yes	Yes	–	–	Yes	–
Erasing	_(2)	Yes	Yes	Yes	–	–	Yes	–
Program Suspended	Yes ⁽¹⁾	Yes	Yes	Yes	–	–	–	Yes
Erase Suspended	Yes ⁽¹⁾	Yes	Yes	Yes	Yes ⁽¹⁾	–	–	Yes

Note: 1. Not allowed in the Block or Word that is being erased or programmed.
 2. The Read Array command is accepted but the data output is not guaranteed until the Program or Erase has completed.

BLOCK LOCKING

The M30W0R7000T1/B1 features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection.

- Lock/Unlock - this first level allows software-only control of block locking.
- Lock-Down - this second level requires hardware interaction before locking can be changed.
- $V_{PP} \leq V_{PPLK}$ - the third level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to Locked, Unlocked, and Lock-Down. [Table 13](#), defines all of the possible protection states (WP, DQ1, DQ0), and [APPENDIX C](#), [Figure 28](#), shows a flowchart for the locking operations.

Reading a Block's Lock Status

The lock status of every block can be read in the Read Electronic Signature mode of the device. To enter this mode write 90h to the device. Subsequent reads at the address specified in [Table 6](#), will output the protection status of that block. The lock status is represented by DQ0 and DQ1. DQ0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. It is also automatically set when entering Lock-Down. DQ1 indicates the Lock-Down status and is set by the Lock-Down command. It cannot be cleared by software, only by a hardware reset or power-down.

The following sections explain the operation of the locking system.

Locked State

The default status of all blocks on power-up or after a hardware reset is Locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from any program or erase. Any program or erase operations attempted on a locked block will return an error in the Status Register. The Status of a Locked block can be changed to Unlocked or Lock-Down using the appropriate software commands. An Unlocked block can be Locked by issuing the Lock command.

Unlocked State

Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)), can be programmed or erased. All unlocked blocks return to the Locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate

software commands. A locked block can be unlocked by issuing the Unlock command.

Lock-Down State

Blocks that are Locked-Down (state (0,1,x)) are protected from program and erase operations (as for Locked blocks) but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Locked-Down by issuing the Lock-Down command. Locked-Down blocks revert to the Locked state when the device is reset or powered-down.

The Lock-Down function is dependent on the \overline{WP} input pin. When $WP=0$ (V_{IL}), the blocks in the Lock-Down state (0,1,x) are protected from program, erase and protection status changes. When $WP=1$ (V_{IH}) the Lock-Down function is disabled (1,1,x) and Locked-Down blocks can be individually unlocked to the (1,1,0) state by issuing the software command, where they can be erased and programmed. These blocks can then be re-locked (1,1,1) and unlocked (1,1,0) as desired while WP remains high. When WP is low, blocks that were previously Locked-Down return to the Lock-Down state (0,1,x) regardless of any changes made while WP was high. Device reset or power-down resets all blocks, including those in Lock-Down, to the Locked state.

Locking Operations During Erase Suspend

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the Erase Suspend command, then check the status register until it indicates that the erase operation has been suspended. Next write the desired Lock command sequence to a block and the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command.

If a block is locked or locked-down during an erase suspend of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete. Locking operations cannot be performed during a program suspend. Refer to [APPENDIX D](#), [COMMAND INTERFACE STATE TABLES](#), for detailed information on which commands are valid during erase suspend.

Table 13. Lock Status

Current Protection Status ⁽¹⁾ (WP, DQ1, DQ0)		Next Protection Status ⁽¹⁾ (WP, DQ1, DQ0)			
Current State	Program/Erase Allowed	After Block Lock Command	After Block Unlock Command	After Block Lock-Down Command	After $\overline{\text{WP}}$ transition
1,0,0	yes	1,0,1	1,0,0	1,1,1	0,0,0
1,0,1 ⁽²⁾	no	1,0,1	1,0,0	1,1,1	0,0,1
1,1,0	yes	1,1,1	1,1,0	1,1,1	0,1,1
1,1,1	no	1,1,1	1,1,0	1,1,1	0,1,1
0,0,0	yes	0,0,1	0,0,0	0,1,1	1,0,0
0,0,1 ⁽²⁾	no	0,0,1	0,0,0	0,1,1	1,0,1
0,1,1	no	0,1,1	0,1,1	0,1,1	1,1,1 or 1,1,0 ⁽³⁾

Note: 1. The lock status is defined by the write protect pin and by DQ1 ('1' for a locked-down block) and DQ0 ('1' for a locked block) as read in the Read Electronic Signature command with A1 = V_{IH} and A0 = V_{IL}.
 2. All blocks are locked at power-up, so the default configuration is 001 or 101 according to $\overline{\text{WP}}$ status.
 3. A $\overline{\text{WP}}$ transition to V_{IH} on a locked block will restore the previous DQ0 value, giving a 111 or 110.

PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES

The Program and Erase times and the number of Program/ Erase cycles per block are shown in [Table 14](#). In the M30W0R7000T1/B1 the maximum number of Program/ Erase cycles depends on the V_{PP} voltage supply used.

Table 14. Program/Erase Times and Endurance Cycles

Parameter		Condition	Min	Typ	Typical after 100k W/E Cycles	Max	Unit
$V_{PP} = V_{DD}$	Erase	Parameter Block (4 KWord) ⁽²⁾		0.3	1	2.5	s
		Main Block (32 KWord)	Preprogrammed	0.8	3	4	s
			Not Preprogrammed	1		4	s
		Bank (4Mbit)	Preprogrammed	4.5			s
	Not Preprogrammed		6			s	
	Program ⁽³⁾	Word Program			10	100	μ s
		Parameter Block (4 KWord)			32		ms
		Main Block (32 KWord)			256		ms
	Suspend Latency	Program			5	10	μ s
		Erase			5	20	μ s
Program/ Erase Cycles (per Block)	Main Blocks		100,000				cycles
	Parameter Blocks		100,000				cycles
$V_{PP} = V_{PPH}$	Erase	Parameter Block (4 KWord)			0.25	2.5	s
		Main Block (32 KWord)			0.8	4	s
		Bank (4Mbit)			6		s
	Program ⁽³⁾	Word/ Double Word/ Quadruple Word ⁽⁴⁾			8	100	μ s
		Parameter Block (4 KWord)	Quadruple Word ⁽⁴⁾		8		ms
			Word		32		ms
		Main Block (32 KWord)	Quadruple Word ⁽⁴⁾		64		ms
			Word		256		ms
		Bank (4Mbit)	Quad-Enhanced Factory Program ⁽⁴⁾			0.7	
	Quadruple Word ⁽⁴⁾			0.5		s	
Program/ Erase Cycles (per Block)	Main Blocks					1000	cycles
	Parameter Blocks					2500	cycles

Note: 1. $T_A = -40$ to 85°C ; $V_{DD} = 1.7\text{V}$ to 2V ; $V_{DDQ} = 1.7\text{V}$ to 2.24V .

2. The difference between Preprogrammed and not preprogrammed is not significant (<30ms).

3. Excludes the time needed to execute the command sequence.

4. Measurements performed at 25°C . $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ for Quadruple Word, Double Word and Quadruple Enhanced Factory Program.

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 15. Absolute Maximum Ratings

Symbol	Parameter	Value		Unit
		Min	Max	
T _A	Ambient Operating Temperature	-40	85	°C
T _{BIAS}	Temperature Under Bias	-40	125	°C
T _{STG}	Storage Temperature	-65	155	°C
T _{LEAD}	Lead Temperature during Soldering		(1)	°C
V _{IO}	Input or Output Voltage	-0.5	V _{DDQ} +0.6	V
V _{DD}	Supply Voltage	-0.2	2.45	V
V _{DDQ}	Input/Output Supply Voltage	-0.2	2.45	V
V _{PP}	Program Voltage	-0.2	14	V
I _O	Output Short Circuit Current		100	mA
t _{VPPH}	Time for V _{PP} at V _{PPH}		100	hours

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in [Table 16., Operating and AC Measurement Conditions](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 16. Operating and AC Measurement Conditions

Parameter	M30W0R7000T1, M30W0R7000B1		Units
	60		
	Min	Max	
V _{DD} Supply Voltage	1.7	2	V
V _{DDQ} Supply Voltage	1.7	2.24	V
V _{PP} Supply Voltage (Factory environment)	11.4	12.6	V
V _{PP} Supply Voltage (Application environment)	-0.4	V _{DDQ} +0.4	V
Ambient Operating Temperature	- 40	85	°C
Load Capacitance (C _L)	30		pF
Input Rise and Fall Times	5		ns
Input Pulse Voltages	0 to V _{DDQ}		V
Input and Output Timing Ref. Voltages	V _{DDQ} /2		V

Figure 8. AC Measurement I/O Waveform




Figure 9. AC Measurement Load Circuit




Table 17. Capacitance

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

Note: Sampled only, not 100% tested.

Table 18. DC Characteristics - Currents

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I _{LI}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{DDQ}			±1	μA
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{DDQ}			±1	μA
I _{DD1}	Supply Current Asynchronous Read (f=6MHz)	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$		3	6	mA
		4 Word		7	16	mA
	Supply Current Synchronous Read (f=54MHz)	8 Word		10	18	mA
		16 Word		12	22	mA
		Continuous		13	25	mA
		4 Word		8	17	mA
	Supply Current Synchronous Read (f=66MHz)	8 Word		11	20	mA
		16 Word		14	25	mA
Continuous			16	30	mA	
I _{DD2}	Supply Current (Reset)	$\overline{RP} = V_{SS} \pm 0.2V$		10	70	μA
I _{DD3}	Supply Current (Standby)	$\bar{E} = V_{DD} \pm 0.2V$		10	70	μA
I _{DD4}	Supply Current (Automatic Standby)	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$		10	70	μA
I _{DD5} ⁽¹⁾	Supply Current (Program)	V _{PP} = V _{PPH}		8	15	mA
		V _{PP} = V _{DD}		10	20	mA
	Supply Current (Erase)	V _{PP} = V _{PPH}		8	15	mA
		V _{PP} = V _{DD}		10	20	mA
I _{DD6} ^(1,2)	Supply Current (Dual Operations)	Program/Erase in one Bank, Asynchronous Read in another Bank		13	26	mA
		Program/Erase in one Bank, Synchronous Read in another Bank		23	45	mA
I _{DD7} ⁽¹⁾	Supply Current Program/ Erase Suspended (Standby)	$\bar{E} = V_{DD} \pm 0.2V$		10	70	μA
I _{PP1} ⁽¹⁾	V _{PP} Supply Current (Program)	V _{PP} = V _{PPH}		2	5	mA
		V _{PP} = V _{DD}		0.2	5	μA
	V _{PP} Supply Current (Erase)	V _{PP} = V _{PPH}		2	5	mA
		V _{PP} = V _{DD}		0.2	5	μA
I _{PP2}	V _{PP} Supply Current (Read)	V _{PP} ≤ V _{DD}		0.2	5	μA
I _{PP3} ⁽¹⁾	V _{PP} Supply Current (Standby)	V _{PP} ≤ V _{DD}		0.2	5	μA

Note: 1. Sampled only, not 100% tested.

2. V_{DD} Dual Operation current is the sum of read and program or erase currents.

Table 19. DC Characteristics - Voltages

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
V _{IL}	Input Low Voltage		-0.5		0.4	V
V _{IH}	Input High Voltage		V _{DDQ} - 0.4		V _{DDQ} + 0.4	V
V _{OL}	Output Low Voltage	I _{OL} = 100μA			0.1	V
V _{OH}	Output High Voltage	I _{OH} = -100μA	V _{DDQ} - 0.1			V
V _{PP1}	V _{PP} Program Voltage-Logic	Program, Erase	1.1	1.8	3.3	V
V _{PPH}	V _{PP} Program Voltage Factory	Program, Erase	11.4	12	12.6	V
V _{PPLK}	Program or Erase Lockout				0.4	V
V _{LKO}	V _{DD} Lock Voltage		1			V
V _{RPH}	\overline{RP} pin Extended High Voltage				3.3	V

Figure 10. Asynchronous Random Access Read AC Waveforms




Figure 11. Asynchronous Page Read AC Waveforms





Table 20. Asynchronous Read AC Characteristics

Symbol	Alt	Parameter		M30W0R7000T1/B1	Unit	
				60		
Read Timings	t _{AVAV}	t _{RC}	Address Valid to Next Address Valid	Min	60	ns
	t _{AVQV}	t _{ACC}	Address Valid to Output Valid (Random)	Max	60	ns
	t _{AVQV1}	t _{PAGE}	Address Valid to Output Valid (Page)	Max	20	ns
	t _{AXQX} ⁽¹⁾	t _{OH}	Address Transition to Output Transition	Min	0	ns
	t _{ELTV}		Chip Enable Low to Wait Valid	Max	11	ns
	t _{ELQV} ⁽²⁾	t _{CE}	Chip Enable Low to Output Valid	Max	60	ns
	t _{ELQX} ⁽¹⁾	t _{LZ}	Chip Enable Low to Output Transition	Min	0	ns
	t _{EHTZ}		Chip Enable High to Wait Hi-Z	Max	14	ns
	t _{EHQX} ⁽¹⁾	t _{OH}	Chip Enable High to Output Transition	Min	0	ns
	t _{EHQZ} ⁽¹⁾	t _{HZ}	Chip Enable High to Output Hi-Z	Max	14	ns
	t _{GLQV} ⁽²⁾	t _{OE}	Output Enable Low to Output Valid	Max	20	ns
	t _{GLQX} ⁽¹⁾	t _{OLZ}	Output Enable Low to Output Transition	Min	0	ns
	t _{GHQX} ⁽¹⁾	t _{OH}	Output Enable High to Output Transition	Min	0	ns
t _{GHQZ} ⁽¹⁾	t _{DF}	Output Enable High to Output Hi-Z	Max	14	ns	
Latch Timings	t _{AVLH}	t _{AVADVH}	Address Valid to Latch Enable High	Min	7	ns
	t _{ELLH}	t _{ELADVH}	Chip Enable Low to Latch Enable High	Min	10	ns
	t _{LHAX}	t _{ADVHAX}	Latch Enable High to Address Transition	Min	7	ns
	t _{LLLH}	t _{ADVLADVH}	Latch Enable Pulse Width	Min	7	ns
	t _{LLQV}	t _{ADVLQV}	Latch Enable Low to Output Valid (Random)	Max	60	ns
	t _{LHGL}	t _{ADVHGL}	Latch Enable High to Output Enable Low	Min	0	ns

Note: 1. Sampled only, not 100% tested.
 2. \bar{G} may be delayed by up to t_{ELQV} - t_{GLQV} after the falling edge of \bar{E} without increasing t_{ELQV}.


Figure 13. Single Synchronous Read AC Waveforms



AI07574




Figure 14. Synchronous Burst Read Suspend AC Waveforms



AI07575b

Figure 15. Clock input AC Waveform



AI06981

Table 21. Synchronous Read AC Characteristics

Symbol	Alt	Parameter		M30W0R7000T1/B1	Unit	
				60		
Synchronous Read Timings	t_{AVKH}	t_{AVCLKH}	Address Valid to Clock High	Min	7	ns
	t_{ELKH}	t_{ELCLKH}	Chip Enable Low to Clock High	Min	7	ns
	t_{ELTV}		Chip Enable Low to Wait Valid	Max	11	ns
	t_{EHEL}		Chip Enable Pulse Width (subsequent synchronous reads)	Min	14	ns
	t_{EHTZ}		Chip Enable High to Wait Hi-Z	Max	11	ns
	t_{KHAX}	t_{CLKHAX}	Clock High to Address Transition	Min	7	ns
	t_{KHQV} t_{KHTV}	t_{CLKHQV}	Clock High to Output Valid Clock High to WAIT Valid	Max	11	ns
	t_{KHQX} t_{KHTX}	t_{CLKHQX}	Clock High to Output Transition Clock High to WAIT Transition	Min	3	ns
	t_{LLKH}	$t_{ADVCLKH}$	Latch Enable Low to Clock High	Min	7	ns
Clock Specifications	t_{KHKH}	t_{CLK}	Clock Period (f=54MHz)	Min		ns
			Clock Period (f=66MHz)	Min	15	ns
	t_{KHKL} t_{KLKH}		Clock High to Clock Low Clock Low to Clock High	Min	3.5	ns
	t_f t_r		Clock Fall or Rise Time	Max	3	ns


Note: 1. Sampled only, not 100% tested.
 2. For other timings please refer to [Table 20., Asynchronous Read AC Characteristics](#).

Table 22. Write AC Characteristics, Write Enable Controlled

Symbol	Alt	Parameter		M30W0R7000T1/B1	Unit	
				60		
Write Enable Controlled Timings	t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	Min	60	ns
	t _{AVLH}		Address Valid to Latch Enable High	Min	7	ns
	t _{AVWH} ⁽³⁾		Address Valid to Write Enable High	Min	40	ns
	t _{DVWH}	t _{DS}	Data Valid to Write Enable High	Min	40	ns
	t _{ELLH}		Chip Enable Low to Latch Enable High	Min	10	ns
	t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	Min	0	ns
	t _{ELQV}		Chip Enable Low to Output Valid	Min	60	ns
	t _{ELKV}		Chip Enable Low to Clock Valid	Min	7	ns
	t _{GHWL}		Output Enable High to Write Enable Low	Min	14	ns
	t _{LHAX}		Latch Enable High to Address Transition	Min	7	ns
	t _{LLH}		Latch Enable Pulse Width	Min	7	ns
	t _{WHAV} ⁽³⁾		Write Enable High to Address Valid	Min	0	ns
	t _{WHAX} ⁽³⁾	t _{AH}	Write Enable High to Address Transition	Min	0	ns
	t _{WHDX}	t _{DH}	Write Enable High to Input Transition	Min	0	ns
	t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	Min	0	ns
	t _{WHEL} ⁽²⁾		Write Enable High to Chip Enable Low	Min	20	ns
	t _{WHGL}		Write Enable High to Output Enable Low	Min	0	ns
	t _{WHLL}		Write Enable High to Latch Enable Low	Min	0	ns
	t _{WHWL}	t _{WPH}	Write Enable High to Write Enable Low	Min	20	ns
t _{WHQV}		Write Enable High to Output Valid	Min	80	ns	
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	Min	40	ns	
Protection Timings	t _{QVPL}		Output (Status Register) Valid to V _{PP} Low	Min	0	ns
	t _{QVWPL}		Output (Status Register) Valid to Write Protect Low	Min	0	ns
	t _{PHWH}	t _{VPS}	V _{PP} High to Write Enable High	Min	200	ns
	t _{WHVPL}		Write Enable High to V _{PP} Low	Min	200	ns
	t _{WHWPL}		Write Enable High to Write Protect Low	Min	200	ns
	t _{WPHWH}		Write Protect High to Write Enable High	Min	200	ns

- Note: 1. Sampled only, not 100% tested.
 2. t_{WHEL} has the values shown when reading in the targeted bank. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing a command. If it is a Read Array operation in a different bank t_{WHEL} is 0ns.
 3. Meaningful only if L is always kept low.

Figure 17. Write AC Waveforms, Chip Enable Controlled



A107577


Table 23. Write AC Characteristics, Chip Enable Controlled

Symbol	Alt	Parameter		M30W0R7000T1/B1	Unit	
				60		
Chip Enable Controlled Timings	t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	Min	60	ns
	t _{AVEH}		Address Valid to Chip Enable High	Min	40	ns
	t _{AVLH}		Address Valid to Latch Enable High	Min	7	ns
	t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	Min	40	ns
	t _{EHAX}	t _{AH}	Chip Enable High to Address Transition	Min	0	ns
	t _{EHDX}	t _{DH}	Chip Enable High to Input Transition	Min	0	ns
	t _{EHEL}	t _{CPH}	Chip Enable High to Chip Enable Low	Min	20	ns
	t _{EHGL}		Chip Enable High to Output Enable Low	Min	0	ns
	t _{EHWH}	t _{CH}	Chip Enable High to Write Enable High	Min	0	ns
	t _{ELKV}		Chip Enable Low to Clock Valid	Min	7	ns
	t _{ELEH}	t _{CP}	Chip Enable Low to Chip Enable High	Min	40	ns
	t _{ELLH}		Chip Enable Low to Latch Enable High	Min	10	ns
	t _{ELQV}		Chip Enable Low to Output Valid	Min	60	ns
	t _{GHLEL}		Output Enable High to Chip Enable Low	Min	14	ns
	t _{LHAX}		Latch Enable High to Address Transition	Min	7	ns
	t _{LLLH}		Latch Enable Pulse Width	Min	7	ns
	t _{WHEL} ⁽²⁾		Write Enable High to Chip Enable Low	Min	20	ns
	t _{WHQV}		Write Enable High to Output Valid	Min	80	ns
t _{WLEL}	t _{CS}	Write Enable Low to Chip Enable Low	Min	0	ns	
Protection Timings	t _{EHVPL}		Chip Enable High to V _{PP} Low	Min	200	ns
	t _{EHWPL}		Chip Enable High to Write Protect Low	Min	200	ns
	t _{QVVPL}		Output (Status Register) Valid to V _{PP} Low	Min	0	ns
	t _{QVWPL}		Output (Status Register) Valid to Write Protect Low	Min	0	ns
	t _{VPHEH}	t _{VPS}	V _{PP} High to Chip Enable High	Min	200	ns
	t _{WPHEH}		Write Protect High to Chip Enable High	Min	200	ns

Note: 1. Sampled only, not 100% tested.

2. t_{WHEL} has the values shown when reading in the targeted bank. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing a command. If it is a Read Array operation in a different bank t_{WHEL} is 0ns.

Figure 18. Reset and Power-up AC Waveforms



AI06976

Table 24. Reset and Power-up AC Characteristics

Symbol	Parameter	Test Condition		60	Unit
t _{PLWL} t _{PLEL} t _{PLGL} t _{PLLL}	Reset Low to Write Enable Low, Chip Enable Low, Output Enable Low, Latch Enable Low	During Program	Min	10	μs
		During Erase	Min	20	μs
		Other Conditions	Min	80	ns
t _{PHWL} t _{PEHL} t _{PHGL} t _{PHLL}	Reset High to Write Enable Low Chip Enable Low Output Enable Low Latch Enable Low		Min	30	ns
t _{PLPH} ^(1,2)	R _P Pulse Width		Min	50	ns
t _{VDHPH} ⁽³⁾	Supply Voltages High to Reset High		Min	50	μs


Note: 1. The device Reset is possible but not guaranteed if t_{PLPH} < 50ns.

2. Sampled only, not 100% tested.

3. It is important to assert R_P in order to allow proper CPU initialization during Power-Up or Reset.

PACKAGE MECHANICAL

Figure 19. TFBGA88 8x10mm, 8x10 ball array, 0.8mm pitch, Bottom View Package Outline



Note: Drawing is not to scale.

Table 25. TFBGA88 8x10mm, 8x10 ball array, 0.8mm pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.200			0.0079	
A2	0.850			0.0335		
b	0.350	0.300	0.400	0.0138	0.0118	0.0157
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	5.600			0.2205		
ddd			0.100			0.0039
E	10.000	9.900	10.100	0.3937	0.3898	0.3976
E1	7.200			0.2835		
E2	8.800			0.3465		
e	0.800	-	-	0.0315	-	-
FD	1.200			0.0472		
FE	1.400			0.0551		
FE1	0.600			0.0236		
SD	0.400			0.0157		
SE	0.400			0.0157		

Figure 20. TFBGA88 Daisy Chain - Package Connections (Top view through package)





Figure 21. TFBGA88 Daisy Chain - PCB Connection Proposal (Top view through package)



PART NUMBERING

Table 26. Ordering Information Scheme

Example:

M30 W 0 R 7 0 0 0 T 1 ZAQ T

Device Type

M30 = Multiple Flash Memory Product

Flash Device Identifier 1

W = Multiple Bank, Burst Mode

Flash Device Identifier 2

0 = no other architecture

Operating Voltage

R = $V_{DD} = V_{DDQ} = 1.8V$ typical

Flash 1 Density

7 = 128 Mbit

Flash 2 Density

0 = No Die

Flash 3 Density

0 = No Die

Flash 4 Density

0 = No Die

Parameter Block Location

T = Top Boot Block

B = Bottom Boot Block

Product Version

1 = Flash 0.13 μ m, 60ns

Package

ZAQ = TFBGA88 8 x 10mm, 0.80mm pitch, quadruple stacked footprint

Option

F = Lead-free and RoHS Tape & Reel Packing

T = Tape & Reel packing

M30W0R7000T1, M30W0R7000B1

Table 27. Daisy Chain Ordering Scheme

Example:	M30W0R7000	-ZAQ	T
Device Type			
M30W0R7000			
Daisy Chain			
ZAQ = TFBGA88 8 x 10mm, 0.80mm pitch, quadruple stacked footprint			
Option			
F = Lead-free and RoHS Tape & Reel Packing			
T = Tape & Reel Packing			

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

APPENDIX A. BLOCK ADDRESS TABLES

The following set of equations can be used to calculate a complete set of block addresses using the information contained in Tables 28, 29, 30, 31, 32 and 33.

To calculate the Block Base Address from the Block Number:

First it is necessary to calculate the Bank Number and the Block Number Offset. This can be achieved using the following formulas:

$$\begin{aligned} \text{Bank_Number} &= (\text{Block_Number} - 7) / 8 \\ \text{Block_Number_Offset} &= \text{Block_Number} - 7 - (\text{Bank_Number} \times 8) \end{aligned}$$

If the Bank_Number = 0, the Block Base Address can be directly read from Table 28. or Table 31. (Parameter Bank Block Addresses) in the Block Number Offset row. Otherwise:

$$\text{Block_Base_Address} = \text{Bank_Base_Address} + \text{Block_Address_Offset}$$

To calculate the Bank Number and the Block Number from the Block Base Address:

If the address is in the range of the Parameter Bank, the Bank Number is 0 and the Block Number can be directly read from Table 28. or Table 31. (Parameter Bank Block Addresses), in the row that corresponds to the address given. Otherwise, the Block Number can be calculated using the formulas below:

For the top configuration (M30W0R7000T1):

$$\text{Block_Number} = ((\text{NOT address}) / 2^{15}) + 7$$

For the bottom configuration (M30W0R7000B1):

$$\text{Block_Number} = (\text{address} / 2^{15}) + 7$$

For both configurations the Bank Number and the Block Number Offset can be calculated using the following formulas:

$$\begin{aligned} \text{Bank_Number} &= (\text{Block_Number} - 7) / 8 \\ \text{Block_Number_Offset} &= \text{Block_Number} - 7 - (\text{Bank_Number} \times 8) \end{aligned}$$

M30W0R7000T1, M30W0R7000B1

Table 28. M30W0R7000T1 - Parameter Bank Block Addresses

Block Number	Size	Address Range
0	4	7FF000-7FFFFF
1	4	7FE000 - 7FEFFF
2	4	7FD000 - 7FDFFF
3	4	7FC000 - 7FCFFF
4	4	7FB000 - 7FBFFF
5	4	7FA000 - 7FAFFF
6	4	7F9000 - 7F9FFF
7	4	7F8000 - 7F8FFF
8	32	7F0000 - 7F7FFF
9	32	7E8000 - 7EFFFF
10	32	7E0000 - 7E7FFF
11	32	7D8000 - 7DFFFF
12	32	7D0000 - 7D7FFF
13	32	7C8000 - 7CFFFF
14	32	7C0000 - 7C7FFF

Table 29. M30W0R7000T1 -Main Bank Base Addresses

Bank Number	First Block Number	Bank Base Address
1	22	780000
2	30	740000
3	38	700000
4	46	6C0000
5	54	680000
6	62	640000
7	70	600000
8	78	5C0000
9	86	580000
10	94	540000
11	104	500000
12	110	4C0000

13	118	480000
14	126	440000
15	134	400000
16	142	3C0000
17	150	380000
18	158	340000
19	166	300000
20	174	2C0000
21	182	280000
22	190	240000
23	198	200000
24	206	1C00000
25	214	180000
26	222	140000
27	230	100000
28	238	0C0000
29	246	080000
30	254	040000
31	262	000000

Table 30. M30W0R7000T1 - Block Addresses in Main Banks

Block Number Offset	Block Base Address Offset
0	038000
1	030000
2	028000
3	020000
4	018000
5	010000
6	008000
7	000000

Note: There are two Bank Regions: Bank Region 1 contains all the banks that are made up of main blocks only; Bank Region 2 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 31. M30W0R7000B1 - Parameter Bank Block Addresses

Block Number	Size	Address Range
14	32	038000 - 03FFFF
13	32	030000 - 037FFF
12	32	028000 - 02FFFF
11	32	020000 - 027FFF
10	32	018000 - 01FFFF
9	32	010000 - 017FFF
8	32	008000 - 00FFFF
7	4	007000 - 007FFF
6	4	006000 - 006FFF
5	4	005000 - 005FFF
4	4	004000 - 004FFF
3	4	003000 - 003FFF
2	4	002000 - 002FFF
1	4	001000 - 001FFF
0	4	000000 - 000FFF

Table 32. M30W0R7000B1 - Main Bank Base Addresses

Bank Number	Last Block Number	Bank Base Address
31	255	7C0000
30	247	780000
29	239	740000
28	231	700000
27	223	6C0000
26	215	680000
25	207	640000
24	199	600000
23	191	5C0000
22	183	580000
21	175	540000
20	167	500000

19	159	4C0000
18	151	480000
17	143	440000
16	135	400000
15	127	3C0000
14	119	380000
13	111	340000
12	103	300000
11	95	2C0000
10	87	280000
9	79	240000
8	71	200000
7	63	1C0000
6	55	180000
5	47	140000
4	39	100000
3	31	0C0000
2	23	080000
1	15	040000

Table 33. M30W0R7000B1 - Block Addresses in Main Banks

Block Number Offset	Block Base Address Offset
7	038000
6	030000
5	028000
4	020000
3	018000
2	010000
1	008000
0	000000

Note: There are two Bank Regions: Bank Region 2 contains all the banks that are made up of main blocks only; Bank Region 1 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

APPENDIX B. COMMON FLASH INTERFACE

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the Read CFI Query Command is issued the device enters CFI Query mode and the data structure is read from the memory. Tables 34, 35, 36, 37, 38, 39, 40, 41, 42 and 43 show the ad-

resses used to retrieve the data. The Query data is always presented on the lowest order data outputs (DQ0-DQ7), the other outputs (DQ8-DQ15) are set to 0.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see Figure 5., Protection Register Memory Map). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read Array command to return to Read mode.

Table 34. Query Structure Overview

Offset	Sub-section Name	Description
00h	Reserved	Reserved for algorithm-specific information
10h	CFI Query Identification String	Command set ID and algorithm data offset
1Bh	System Interface Information	Device timing & voltage information
27h	Device Geometry Definition	Flash device layout
P	Primary Algorithm-specific Extended Query table	Additional information specific to the Primary Algorithm (optional)
A	Alternate Algorithm-specific Extended Query table	Additional information specific to the Alternate Algorithm (optional)
80h	Security Code Area	Lock Protection Register Unique device Number and User Programmable OTP

Note: The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections detailed in Tables 35, 36, 37 and 38. Query data is always presented on the lowest order data outputs.

Table 35. CFI Query Identification String

Offset	Sub-section Name	Description	Value
00h	0020h	Manufacturer Code	ST
01h	881Eh 881Fh	Device Code	Top Bottom
02h	reserved	Reserved	
03h	reserved	Reserved	
04h-0Fh	reserved	Reserved	
10h	0051h	Query Unique ASCII String "QRY"	"Q"
11h	0052h		"R"
12h	0059h		"Y"
13h	0003h	Primary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm	
14h	0000h		
15h	offset = P = 0039h	Address for Primary Algorithm extended Query table (see Table 38.)	p = 39h
16h	0000h		
17h	0000h	Alternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supported	NA
18h	0000h		
19h	value = A = 0000h	Address for Alternate Algorithm extended Query table	NA
1Ah	0000h		

Table 36. CFI Query System Interface Information

Offset	Data	Description	Value
1Bh	0017h	V _{DD} Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4BCD value in volts bit 3 to 0BCD value in 100 millivolts	1.7V
1Ch	0020h	V _{DD} Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4BCD value in volts bit 3 to 0BCD value in 100 millivolts	2V
1Dh	00B4h	V _{PP} [Programming] Supply Minimum Program/Erase voltage bit 7 to 4HEX value in volts bit 3 to 0BCD value in 100 millivolts	11.4V
1Eh	00C6h	V _{PP} [Programming] Supply Maximum Program/Erase voltage bit 7 to 4HEX value in volts bit 3 to 0BCD value in 100 millivolts	12.6V
1Fh	0004h	Typical time-out per single byte/word program = 2 ⁿ μs	16μs
20h	0000h	Typical time-out for multi-Byte program = 2 ⁿ μs	NA
21h	000Ah	Typical time-out per individual block erase = 2 ⁿ ms	1s
22h	0000h	Typical time-out for full chip erase = 2 ⁿ ms	NA
23h	0003h	Maximum time-out for word program = 2 ⁿ times typical	128μs
24h	0000h	Maximum time-out for multi-Byte program = 2 ⁿ times typical	NA
25h	0002h	Maximum time-out per individual block erase = 2 ⁿ times typical	4s
26h	0000h	Maximum time-out for chip erase = 2 ⁿ times typical	NA

M30W0R7000T1, M30W0R7000B1

Table 37. Device Geometry Definition

Offset Word Mode	Data	Description	Value
27h	0018h	Device Size = 2^n in number of bytes	16 MByte
28h 29h	0001h 0000h	Flash Device Interface Code description	x16 Async.
2Ah 2Bh	0000h 0000h	Maximum number of bytes in multi-byte program or page = 2^n	NA
2Ch	0002h	Number of identical sized erase block regions within the device bit 7 to 0 = x = number of Erase Block Regions	2
M30W0R7000T1	2Dh 2Eh	Erase Block Region 1 Information Number of identical-size erase blocks = $00FEh+1$	255
	2Fh 30h	Erase Block Region 1 Information Block size in Region 1 = $0100h * 256$ byte	64 KByte
	31h 32h	Erase Block Region 2 Information Number of identical-size erase blocks = $0007h+1$	8
	33h 34h	Erase Block Region 2 Information Block size in Region 2 = $0020h * 256$ byte	8 KByte
	35h 38h	reserved	Reserved for future erase block region information
M30W0R7000B1	2Dh 2Eh	Erase Block Region 1 Information Number of identical-size erase block = $0007h+1$	8
	2Fh 30h	Erase Block Region 1 Information Block size in Region 1 = $0020h * 256$ byte	8 KByte
	31h 32h	Erase Block Region 2 Information Number of identical-size erase block = $00FEh+1$	255
	33h 34h	Erase Block Region 2 Information Block size in Region 2 = $0100h * 256$ byte	64 KByte
	35h 38h	reserved	Reserved for future erase block region information

Table 38. Primary Algorithm-Specific Extended Query Table

Offset	Data	Description	Value
(P)h = 39h	0050h 0052h 0049h	Primary Algorithm extended Query table unique ASCII string "PRI"	"P" "R" "I"
(P+3)h = 3Ch	0031h	Major version number, ASCII	"1"
(P+4)h = 3Dh	0033h	Minor version number, ASCII	"3"
(P+5)h = 3Eh (P+7)h = 40h (P+8)h = 41h	00E6h 0003h 0000h 0000h	Extended Query table contents for Primary Algorithm. Address (P+5)h contains less significant byte. bit 0 Chip Erase supported (1 = Yes, 0 = No) bit 1 Erase Suspend supported (1 = Yes, 0 = No) bit 2 Program Suspend supported (1 = Yes, 0 = No) bit 3 Legacy Lock/Unlock supported (1 = Yes, 0 = No) bit 4 Queued Erase supported (1 = Yes, 0 = No) bit 5 Instant individual block locking supported (1 = Yes, 0 = No) bit 6 Protection bits supported (1 = Yes, 0 = No) bit 7 Page mode read supported (1 = Yes, 0 = No) bit 8 Synchronous read supported (1 = Yes, 0 = No) bit 9 Simultaneous operation supported (1 = Yes, 0 = No) bit 10 to 31 Reserved; undefined bits are '0'. If bit 31 is '1' then another 31 bit field of optional features follows at the end of the bit-30 field.	No Yes Yes No No Yes Yes Yes Yes Yes
(P+9)h = 42h	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'	Yes
(P+A)h = 43h (P+B)h = 44h	0003h 0000h	Block Protect Status Defines which bits in the Block Status Register section of the Query are implemented. bit 0 Block protect Status Register Lock/Unlock bit active (1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0'	Yes Yes
(P+C)h = 45h	0018h	V _{DD} Logic Supply Optimum Program/Erase voltage (highest performance) bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	1.8V
(P+D)h = 46h	00C0h	V _{PP} Supply Optimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	12V

M30W0R7000T1, M30W0R7000B1

Table 39. Protection Register Information

Offset	Data	Description	Value
(P+E)h = 47h	0001h	Number of protection register fields in JEDEC ID space. 0000h indicates that 256 fields are available.	1
(P+F)h = 48h	0080h	Protection Field 1: Protection Description Bits 0-7 Lower byte of protection register address Bits 8-15 Upper byte of protection register address Bits 16-23 2 ⁿ bytes in factory pre-programmed region Bits 24-31 2 ⁿ bytes in user programmable region	0080h
(P+10)h = 49h	0000h		8 Bytes
(P+11)h = 4Ah	0003h		16 Bytes
(P+12)h = 4Bh	0004h		

Table 40. Burst Read Information

Offset	Data	Description	Value
(P+13)h = 4Ch	0003h	Page-mode read capability bits 0-7 'n' such that 2 ⁿ HEX value represents the number of read-page bytes. See offset 28h for device word width to determine page-mode data output width.	8 Bytes
(P+14)h = 4Dh	0004h	Number of synchronous mode read configuration fields that follow.	4
(P+15)h = 4Eh	0001h	Synchronous mode read capability configuration 1 bit 3-7 Reserved bit 0-2 'n' such that 2 ⁿ⁺¹ HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the read configuration register bit 0-2 if the device is configured for its maximum word width. See offset 28h for word width to determine the burst data output width.	4
(P+16)h = 4Fh	0002h	Synchronous mode read capability configuration 2	8
(P+17)h = 50h	0003h	Synchronous mode read capability configuration 3	16
(P+18)h = 51h	0007h	Synchronous mode read capability configuration 4	Cont.

Table 41. Bank and Erase Block Region Information

M30W0R7000T1 (top)		M30W0R7000B1 (bottom)		Description
Offset	Data	Offset	Data	
(P+19)h = 52h	02h	(P+19)h = 52h	02h	Number of Bank Regions within the device

Note: 1. The variable P is a pointer which is defined at CFI offset 15h.

2. Bank Regions. There are two Bank Regions, see Tables 28, 29, 30, 31, 32 and 33.

Table 42. Bank and Erase Block Region 1 Information

M30W0R7000T1 (top)		M30W0R7000B1 (bottom)		Description
Offset	Data	Offset	Data	
(P+1A)h = 53h	1Fh	(P+1A)h = 53h	01h	Number of identical banks within Bank Region 1
(P+1B)h = 54h	00h	(P+1B)h = 54h	00h	
(P+1C)h = 55h	11h	(P+1C)h = 55h	11h	Number of program or erase operations allowed in Bank Region 1: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+1D)h = 56h	00h	(P+1D)h = 56h	00h	Number of program or erase operations allowed in other banks while a bank in same region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+1E)h = 57h	00h	(P+1E)h = 57h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+1F)h = 58h	01h	(P+1F)h = 58h	02h	Types of erase block regions in Bank Region 1 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region. ⁽²⁾
(P+20)h = 59h	07h	(P+20)h = 59h	07h	Bank Region 1 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region
(P+21)h = 5Ah	00h	(P+21)h = 5Ah	00h	
(P+22)h = 5Bh	00h	(P+22)h = 5Bh	20h	
(P+23)h = 5Ch	01h	(P+23)h = 5Ch	00h	
(P+24)h = 5Dh	64h	(P+24)h = 5Dh	64h	Bank Region 1 (Erase Block Type 1) Minimum block erase cycles × 1000
(P+25)h = 5Eh	00h	(P+25)h = 5Eh	00h	
(P+26)h = 5Fh	01h	(P+26)h = 5Fh	01h	Bank Region 1 (Erase Block Type 1): Bits per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved 5Eh 01 5Eh 01
(P+27)h = 60h	03h	(P+27)h = 60h	03h	Bank Region 1 (Erase Block Type 1): Page mode and synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
		(P+28)h = 61h	06h	Bank Region 1 Erase Block Type 2 Information Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region
		(P+29)h = 62h	00h	
		(P+2A)h = 63h	00h	
		(P+2B)h = 64h	01h	
		(P+2C)h = 65h	64h	Bank Region 1 (Erase Block Type 2) Minimum block erase cycles × 1000
		(P+2D)h = 66h	00h	

M30W0R7000T1, M30W0R7000B1

M30W0R7000T1 (top)		M30W0R7000B1 (bottom)		Description
Offset	Data	Offset	Data	
		(P+2E)h = 67h	01h	Bank Regions 1 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved
		(P+2F)h = 68h	03h	Bank Region 1 (Erase Block Type 2): Page mode and synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved

Note: 1. The variable P is a pointer which is defined at CFI offset 15h.
2. Bank Regions. There are two Bank Regions, see Tables 28, 29, 30, 31, 32 and 33.

Table 43. Bank and Erase Block Region 2 Information

M30W0R7000T1 (top)		M30W0R7000B1 (bottom)		Description
Offset	Data	Offset	Data	
(P+28)h = 61h	01h	(P+30)h = 69h	1Fh	Number of identical banks within bank region 2
(P+29)h = 62h	00h	(P+31)h = 6Ah	00h	
(P+2A)h = 63h	11h	(P+32)h = 6Bh	11h	Number of program or erase operations allowed in Bank Region 2: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+2B)h = 64h	00h	(P+33)h = 6Ch	00h	Number of program or erase operations allowed in other banks while a bank in this region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+2C)h = 65h	00h	(P+34)h = 6Dh	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+2D)h = 66h	02h	(P+35)h = 6Eh	01h	Types of erase block regions in Bank Region 2 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region. ⁽²⁾
(P+2E)h = 67h	06h	(P+36)h = 6Fh	07h	Bank Region 2 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region
(P+2F)h = 68h	00h	(P+37)h = 70h	00h	
(P+30)h = 69h	00h	(P+38)h = 71h	00h	
(P+31)h = 6Ah	01h	(P+39)h = 72h	01h	
(P+32)h = 6Bh	64h	(P+3A)h = 73h	64h	Bank Region 2 (Erase Block Type 1) Minimum block erase cycles × 1000
(P+33)h = 6Ch	00h	(P+3B)h = 74h	00h	
(P+34)h = 6Dh	01h	(P+3C)h = 75h	01h	Bank Region 2 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved

M30W0R7000T1, M30W0R7000B1


M30W0R7000T1 (top)		M30W0R7000B1 (bottom)		Description
Offset	Data	Offset	Data	
(P+35)h = 6Eh	03h	(P+3D)h = 76h	03h	Bank Region 2 (Erase Block Type 1): Page mode and synchronous mode capabilities (defined in Table 40.) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
(P+36)h = 6Fh	07h			Bank Region 2 Erase Block Type 2 Information Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region
(P+37)h = 70h	00h			
(P+38)h = 71h	20h			
(P+39)h = 72h	00h			
(P+3A)h = 73h	64h			Bank Region 2 (Erase Block Type 2) Minimum block erase cycles × 1000
(P+3B)h = 74h	00h			
(P+3C)h = 75h	01h			Bank Region 2 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for “internal ECC used” Bits 5-7: reserved
(P+3D)h = 76h	03h			Bank Region 2 (Erase Block Type 2): Page mode and synchronous mode capabilities (defined in Table 40.) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
(P+3E)h = 77h		(P+3E)h = 77h		Feature Space definitions
(P+3F)h = 78h		(P+3F)h = 78h		Reserved

Note: 1. The variable P is a pointer which is defined at CFI offset 15h.

2. Bank Regions. There are two Bank Regions, see [Tables 28, 29, 30, 31, 32 and 33.](#)


APPENDIX C. FLOWCHARTS AND PSEUDO CODES

Figure 22. Program Flowchart and Pseudo Code




- Note: 1. Status check of SR1 (Protected Block), SR3 (V_{PP} Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.
 2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
 3. Any address within the bank can equally be used.

Figure 23. Double Word Program Flowchart and Pseudo code




- Note: 1. Status check of SR1 (Protected Block), SR3 (V_{PP} Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.
2. If an error is found, the Status Register must be cleared before further Program/Erase operations.
3. Address 1 and Address 2 must be consecutive addresses differing only for bit A0.
4. Any address within the bank can equally be used.

Figure 24. Quadruple Word Program Flowchart and Pseudo Code




Note: 1. Status check of SR1 (Protected Block), SR3 (V_{PP} Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.
 2. If an error is found, the Status Register must be cleared before further Program/Erase operations.
 3. Address 1 to Address 4 must be consecutive addresses differing only for bits A0 and A1.
 4. Any address within the bank can equally be used.

Figure 25. Program Suspend & Resume Flowchart and Pseudo Code




Note: The Read Status Register command (Write 70h) can be issued just before or just after the Program Resume command.

Figure 26. Block Erase Flowchart and Pseudo Code




Note: 1. If an error is found, the Status Register must be cleared before further Program/Erase operations.
 2. Any address within the bank can be used also.

Figure 27. Erase Suspend & Resume Flowchart and Pseudo Code




Note: The Read Status Register command (Write 70h) can be issued just before or just after the Erase Resume command.

Figure 28. Locking Operations Flowchart and Pseudo Code




Note: 1. Any address within the bank can equally be used.

Figure 29. Protection Register Program Flowchart and Pseudo Code



- Note: 1. Status check of SR1 (Protected Block), SR3 (V_{PP} Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.
 2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
 3. Any address within the bank can equally be used.

Figure 30. Enhanced Factory Program Flowchart



Note: 1. Address can remain Starting Address WA1 or be incremented.

Enhanced Factory Program Pseudo Code

```


efp_command(addressFlow,dataFlow,n)
/* n is the number of data to be programmed */
{
    /* setup phase */
    writeToFlash(addressFlow[0],0x30);
    writeToFlash(addressFlow[0],0xD0);
    status_register=readFlash(any_address);
    if (status_register.SR7==1){
        /*EFP aborted for an error*/
        if (status_register.SR4==1) /*program error*/
            error_handler();
        if (status_register.SR3==1) /*VPP invalid error*/
            error_handler();
        if (status_register.SR1==1) /*program to protect block error*/
            error_handler();
    }
    else{
        /*Program Phase*/
        do{
            status_register=readFlash(any_address);
            /* E or G must be toggled*/
        } while (status_register.SR0==1)
        /*Ready for first data*/
        for (i=0; i++; i< n){
            writeToFlash(addressFlow[i],dataFlow[i]);
            /* status register polling*/
            do{
                status_register=readFlash(any_address);
                /* E or G must be toggled*/
            } while (status_register.SR0==1);
            /* Ready for a new data */
        }
        writeToFlash(another_block_address,FFFFh);

        /* Verify Phase */
        for (i=0; i++; i< n){
            writeToFlash(addressFlow[i],dataFlow[i]);
            /* status register polling*/
            do{
                status_register=readFlash(any_address);
                /* E or G must be toggled*/
            } while (status_register.SR0==1);
            /* Ready for a new data */
        }
        writeToFlash(another_block_address,FFFFh);
        /* exit program phase */

        /* Exit Phase */
        /* status register polling */
        do{
            status_register=readFlash(any_address);
            /* E or G must be toggled */
        } while (status_register.SR7==0);
        if (status_register.SR4==1) /*program failure error*/
            error_handler();
        if (status_register.SR3==1) /*VPP invalid error*/
            error_handler();
        if (status_register.SR1==1) /*program to protect block error*/
            error_handler();
    }
}

```

Figure 31. Quadruple Enhanced Factory Program Flowchart



Note: 1. Address can remain Starting Address WA1 (in which case the next Page is programmed) or can be any address in the same block.
 2. The address is only checked for the first Word of each Page as the order to program the Words is fixed, so subsequent Words in each Page can be written to any address.

Quadruple Enhanced Factory Program Pseudo Code

```

quad_efp_command(addressFlow,dataFlow,n)
/* n is the number of pages to be programmed.*/
{
    /* Setup phase */
    writeToFlash(addressFlow[0],0x75);
    for (i=0; i++; i< n){
        /*Data Load Phase*/

        /*First Data*/
        writeToFlash(addressFlow[i],dataFlow[i,0]);
        /*at the first data of the first page, Quad-EFP may be aborted*/
        if (First_Page) {
            status_register=readFlash(any_address);
            if (status_register.SR7==1){
                /*EFP aborted for an error*/
                if (status_register.SR4==1) /*program error*/
                    error_handler();
                if (status_register.SR3==1) /*VPP invalid error*/
                    error_handler();
                if (status_register.SR1==1) /*program to protect block er-
ror*/
                    error_handler();
            }
        }
        /*2nd data*/
        writeToFlash(addressFlow[i],dataFlow[i,1]);

        /*3rd data*/
        writeToFlash(addressFlow[i],dataFlow[i,2]);

        /*4th data*/
        writeToFlash(addressFlow[i],dataFlow[i,3]);

        /* Program&Verify Phase */
        do{
            status_register=readFlash(any_address);
            /* E or G must be toggled*/
        }while (status_register.SR0==1)
    }
    /* Exit Phase */
    writeToFlash(another_block_address,FFFFh);
    /* status register polling */
    do{
        status_register=readFlash(any_address);
        /* E or G must be toggled */
    } while (status_register.SR7==0);
    if (status_register.SR1==1) /*program to protected block error*/
        error_handler();
    if (status_register.SR3==1) /*VPP invalid error*/
        error_handler();
    if (status_register.SR4==1) /*program failure error*/
        error_handler();
    }
}

```

APPENDIX D. COMMAND INTERFACE STATE TABLES

Table 44. Command Interface States - Modify Table, Next State

Current CI State	Command Input											
	Read Array ⁽²⁾ (FFh)	Program setup ^(3,4) (10/40h)	DWP, QWP Setup ^(3,4) (35h, 56h)	Block Erase, Bank Erase Setup ^(3,4) (20h)	EFP Setup (30h)	Quad-EFP Setup (75h)	Erase Confirm P/E Resume, Block Unlock confirm, EFP Confirm (D0h)	Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear status Register ⁽⁵⁾ (50h)	Read Electronic signature, Read CFI Query (90h, 98h)	
Ready	Ready	Program Setup	Program Setup	Erase Setup	EFP Setup	Quad-EFP Setup	Ready					
Lock/CR Setup	Ready (Lock Error)						Ready	Ready (Lock Error)				
OTP	Setup	OTP Busy										
	Busy	OTP Busy										
Program	Setup	Program Busy										
	Busy	Program Busy						Program Suspend	Program Busy			
	Suspend	Program Suspend						Program Busy	Program Suspend			
Erase	Setup	Ready (error)						Erase Busy	Ready (error)			
	Busy	Erase Busy						Erase Suspend	Erase Busy			
	Suspend	Erase Suspend	Program in Erase Suspend	Erase Suspend				Erase Busy	Erase Suspend			
Program in Erase Suspend	Setup	Program Busy in Erase Suspend										
	Busy	Program Busy in Erase Suspend						Program Suspend in Erase Suspend	Program Busy in Erase Suspend			
	Suspend	Program Suspend in Erase Suspend						Program Busy in Erase Suspend	Program Suspend in Erase Suspend			
Lock/CR Setup in Erase Suspend	Erase Suspend (Lock Error)						Erase Suspend	Erase Suspend (Lock Error)				
EFP	Setup	Ready (error)						EFP Busy	Ready (error)			
	Busy	EFP Busy ⁽⁶⁾										
	Verify	EFP Verify ⁽⁶⁾										
Quad EFP	Setup	Quad EFP Busy ⁽⁶⁾										
	Busy	Quad EFP Busy ⁽⁶⁾										

- Note: 1. CI = Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, Quad EFP = Quadruple Enhanced Factory Program, DWP = Double Word Program, QWP = Quadruple Word Program, P/E. C. = Program/Erase Controller.
 2. At Power-Up, all banks are in Read Array mode. A Read Array command issued to a busy bank, results in undetermined data output.
 3. The two cycle command should be issued to the same bank address.
 4. If the P/E.C. is active, both cycles are ignored.
 5. The Clear Status Register command clears the Status Register error bits except when the P/E.C. is busy or suspended.
 6. EFP and Quad EFP are allowed only when Status Register bit SR0 is set to '0'. EFP and Quad EFP are busy if Block Address is first EFP Address. Any other commands are treated as data.



Table 45. Command Interface States - Modify Table, Next Output

Current CI State	Command Input ⁽⁶⁾									
	Read Array ⁽²⁾ (FFh)	Program DWP, QWP Setup ^(3,4) (10/40h, 35h, 56h)	Block Erase, Bank Erase Setup ^(3,4) (20h, 80h)	EFP Setup (30h)	Quad-EFP Setup (75h)	Erase Confirm P/E Resume, Block Unlock confirm, EFP Confirm (D0h)	Program/Erase Suspend (B0h)	Read Status Register (70h)	Clear status Register ⁽⁵⁾ (50h)	Read Electronic signature, Read CFI Query (90h, 98h)
Program Setup	Status Register									
Erase Setup										
OTP Setup										
Program in Erase Suspend										
EFP Setup										
EFP Busy										
EFP Verify										
Quad EFP Setup										
Quad EFP Busy										
Lock/CR Setup										
Lock/CR Setup in Erase Suspend										
OTP Busy										
Ready										
Program Busy										
Erase Busy										
Program/Erase										
Program Busy in Erase Suspend										
Program Suspend in Erase Suspend										

Note: 1. CI = Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, Quad EFP = Quadruple Enhanced Factory Program, DWP = Double Word Program, QWP = Quadruple Word Program, P/E. C. = Program/Erase Controller.

2. At Power-Up, all banks are in Read Array mode. A Read Array command issued to a busy bank, results in undetermined data output.

3. The two cycle command should be issued to the same bank address.

4. If the P/E.C. is active, both cycles are ignored.

5. The Clear Status Register command clears the Status Register error bits except when the P/E.C. is busy or suspended.

6. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI Query mode, depending on the command issued. Each bank remains in its last output state until a new command is issued. The next state does not depend on the bank's output state.

Table 46. Command Interface States - Lock Table, Next State

Current CI State	Command Input								
	Lock/CR Setup ⁽⁴⁾ (60h)	OTP Setup ⁽⁴⁾ (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	EFP Exit, Quad EFP Exit ⁽³⁾	Illegal Command ⁽⁵⁾	P/E. C. Operation Completed	
Ready	Lock/CR Setup	OTP Setup	Ready						N/A
Lock/CR Setup	Ready (Lock error)		Ready			Ready (Lock error)		N/A	
OTP	Setup	OTP Busy						N/A	
	Busy							Ready	
Program	Setup	Program Busy						N/A	
	Busy	Program Busy						Ready	
	Suspend	Program Suspended						N/A	
Erase	Setup	Ready (error)						N/A	
	Busy	Erase Busy						Ready	
	Suspend	Lock/CR Setup in Erase Suspend	Erase Suspended					N/A	
Program in Erase Suspend	Setup	Program Busy in Erase Suspend						N/A	
	Busy	Program Busy in Erase Suspend						Erase Suspended	
	Suspend	Program Suspend in Erase Suspend						N/A	
Lock/CR Setup in Erase Suspend	Erase Suspend (Lock error)	Erase Suspend			Erase Suspend (Lock error)		N/A		
EFP	Setup	Ready (error)						N/A	
	Busy	EFP Busy ⁽²⁾				EFP Verify	EFP Busy ⁽²⁾	N/A	
	Verify	EFP Verify ⁽²⁾				Ready	EFP Verify ⁽²⁾	Ready	
QuadEFP	Setup	Quad EFP Busy ⁽²⁾						N/A	
	Busy	Quad EFP Busy ⁽²⁾				Ready	Quad EFP Busy ⁽²⁾	Ready	

- Note: 1. CI = Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, Quad EFP = Quadruple Enhanced Factory Program, P/E. C. = Program/Erase Controller.
 2. EFP and Quad EFP are allowed only when Status Register bit SR0 is set to '0'. EFP and Quad EFP are busy if Block Address is first EFP Address. Any other commands are treated as data.
 3. EFP and Quad EFP exit when Block Address is different from first Block Address and data is FFFFh.
 4. If the P/E.C. is active, both cycles are ignored.
 5. Illegal commands are those not defined in the command set.

Table 47. Command Interface States - Lock Table, Next Output

Current CI State	Command Input							
	Lock/CR Setup ⁽³⁾ (60h)	OTP Setup ⁽³⁾ (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	EFP Exit, Quad EFP Exit ⁽²⁾	Illegal Command ⁽⁴⁾	P/E. C. Operation Completed
Program Setup	Status Register							Output Unchanged
Erase Setup								
OTP Setup								
Program in Erase Suspend								
EFP Setup								
EFP Busy								
EFP Verify								
Quad EFP Setup								
Quad EFP Busy								
Lock/CR Setup	Status Register			Array	Status Register		Output Unchanged	
Lock/CR Setup in Erase Suspend								
OTP Busy	Status Register		Output Unchanged		Array	Output Unchanged		
Ready								
Program Busy								
EraseBusy								
Program/Erase								
Program Busy in Erase Suspend								
Program Suspend in Erase Suspend								

Note: 1. CI = Command Interface, CR = Configuration Register, EFP = Enhanced Factory Program, Quad EFP = Quadruple Enhanced Factory Program, P/E. C. = Program/Erase Controller.

2. EFP and Quad EFP exit when Block Address is different from first Block Address and data is FFFFh.

3. If the P/E.C. is active, both cycles are ignored.

4. Illegal commands are those not defined in the command set.

REVISION HISTORY

Table 48. Document Revision History

Date	Version	Revision Details
07-May-2003	0.1	First Issue
05-May-2004	0.2	<p>Small text changes. 40MHz frequency removed. Set Configuration Register Command clarified. Typical values for Main Block (not preprogrammed) and Bank Erase, Parameter and Main Block Program when $V_{PP} = V_{DD}$, and for Parameter Block, Main Block and Bank Erase, and Bank Program when $V_{PP} = V_{PPH}$ modified in Table 14., Program/Erase Times and Endurance Cycles. In Table 18., DC Characteristics - Currents: I_{DD1} values for 66MHz frequency and 16 Word values for 54MHz frequency added; I_{DD2}, I_{DD3}, I_{DD4} and I_{DD7} max values modified. V_{PP1} min, V_{PP1} max and V_{PPLK} max changed in Table 19., DC Characteristics - Voltages. Package specifications updated (see Table 25., TFBGA88 8x10mm, 8x10 ball array, 0.8mm pitch, Package Mechanical Data).</p>
06-Dec-2004	1.0	<p>TFBGA88 package fully compliant with the ST ECOPACK specification. I_{DD6} values for Synchronous Read changed in Table 18., DC Characteristics - Currents. Small text changes. Duplicate timings removed from Figure 12., Synchronous Burst Read AC Waveforms and Figure 14., Synchronous Burst Read Suspend AC Waveforms. Alt symbol for t_{AVWH} and t_{AVEH} removed from Tables 22 and 23. Figure 25., Program Suspend & Resume Flowchart and Pseudo Code and Figure 26., Block Erase Flowchart and Pseudo Code modified. Minus signs removed from Block Base Address Offsets in Table 30., M30W0R7000T1 - Block Addresses in Main Banks. Document status promoted from Target Specification to full Datasheet.</p>

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
ECOPACK is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com