











TPS22976

SLVSDE7-NOVEMBER 2016

TPS22976 5.7-V, 6-A, 14-m Ω On-Resistance Dual-Channel Load Switch

Features

- Integrated Dual-Channel Load Switch
- Input Voltage Range: 0.6 V to V_{BIAS}
- V_{RIAS} Voltage Range: 2.5 V to 5.7 V
- On-resistance
 - R_{ON} = 14 mΩ (Typical) at $V_{IN} = 0.6 \text{ V}$ to 5 V, $V_{BIAS} = 5 \text{ V}$
 - $R_{ON} = 18 \text{ m}\Omega$ (Typical) at $V_{IN} = 0.6 \text{ V}$ to 2.5 V, $V_{BIAS} = 2.5 \text{ V}$
- 6-A Maximum Continuous Switch Current per Channel
- **Quiescent Current**
 - 37 μA (Typical, Both Channels) at $V_{IN} = V_{BIAS} = 5 \text{ V}$
 - 35 μA (Typical, Single Channel) at $V_{IN} = V_{BIAS} = 5 \text{ V}$
- Control Input Threshold Enables Use of 1.2-, 1.8-, 2.5-, and 3.3-V Logic
- Configurable Rise Time
- Thermal Shutdown
- Quick Output Discharge (QOD) (Optional)
- SON 14-Pin Package with Thermal Pad
- ESD Performance Tested per JESD 22
 - 2-kV HBM and 1-kV CDM

2 Applications

- Ultrabook™
- Notebooks and Netbooks
- **Tablet PCs**
- Set-top Boxes and Residential Gateways
- **Telecom Systems**
- Solid-State Drives (SSD)

3 Description

The TPS22976 product family consists of two devices: TPS22976 and TPS22976N. Each device is a dual-channel load switch with controlled turnon. The device contains two N-channel MOSFETs that can operate over an input voltage range of 0.6 V to 5.7 V, and can support a maximum continuous current of 6 A per channel. Each switch is independently controlled by an on and off input (ON1 and ON2), which can interface directly with low-voltage control signals. The TPS22976 is capable of thermal shutdown when the junction temperature is above the threshold, turning the switch off. The switch turns on again when the junction temperature stabilizes to a safe range. The TPS22976 also offers an optional integrated 230- Ω on-chip load resistor for quick output discharge when the switch is turned off.

The TPS22976 is available in a small, space-saving 3-mm × 2-mm 14-SON package (DPU) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to 105°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22976 TPS22976N	WSON (14)	3.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Application Circuit




Table of Contents

1	Features 1		9.2 Functional Block Diagram	16
2	Applications 1		9.3 Feature Description	16
3	Description 1		9.4 Device Functional Modes	17
4	Revision History2	10	Application and Implementation	18
5	Device Comparison Table3		10.1 Application Information	18
6	Pin Configuration and Functions		10.2 Typical Application	20
7	Specifications4	11	Power Supply Recommendations	23
′	7.1 Absolute Maximum Ratings	12	Layout	23
	7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		12.2 Layout Example	23
	7.4 Thermal Information		12.3 Power Dissipation	23
	7.5 Electrical Characteristics — V _{BIAS} = 5 V	13	Device and Documentation Support	24
	7.6 Electrical Characteristics — V _{BIAS} = 2.5 V		13.1 Documentation Support	24
	7.7 Switching Characteristics 7		13.2 Receiving Notification of Documentation Updat	es 24
	7.8 Typical DC Characteristics		13.3 Community Resources	24
	7.9 Typical AC Characteristics		13.4 Trademarks	24
8	Parameter Measurement Information		13.5 Electrostatic Discharge Caution	24
9			13.6 Glossary	24
J	Detailed Description 15 9.1 Overview 15	14	Mechanical, Packaging, and Orderable Information	24

4 Revision History

DATE	REVISON	NOTE
November 2016	*	Initial release




www.ti.com

5 Device Comparison Table


DEVICE	R _{ON} AT V _{IN} = V _{BIAS} = 5 V (TYPICAL)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22976	14 mΩ	Yes	6 A	Active high
TPS22976N	14 mΩ	No	6 A	Active high

6 Pin Configuration and Functions

DPU Package 14-Pin WSON with Exposed Thermal Pad Top View



DPU Package 14-Pin WSON with Exposed Thermal Pad Bottom View



Pin Functions

	PIN		DECORIDATION			
NO.	NAME	1/0	DESCRIPTION			
1			Switch 1 input. Recommended voltage range for these pins for optimal R _{ON} performance is 0.6 V to			
2	VIN1		V _{BIAS} . Place an optional decoupling capacitor between these pins and GND to reduce V _{IN1} dip during turnon of the channel. See the <i>Application Information</i> section for more information			
3	ON1	- 1	Active-high switch 1 control input. Do not leave floating			
4	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.7 V. See the <i>Application Information</i> section			
5	ON2	I	Active-high switch 2 control input. Do not leave floating			
6			Switch 2 input. Recommended voltage range for these pins for optimal R _{ON} performance is 0.6 V to			
7	VIN2 I		V_{BIAS} . Place an optional decoupling capacitor between these pins and GND to reduce V_{IN2} dip during turnon of the channel. See the <i>Application Information</i> section for more information			
8	VOUT2	0	Switch 2 output			
9	VO012	U	Switch 2 output			
10	CT2	0	Switch 2 slew rate control. Can be left floating. Capacitor used on this pin must be rated for a minimum of 25 V for desired rise time performance			
11	GND	_	Ground			
12	CT1	0	Switch 1 slew rate control. Can be left floating. Capacitor used on this pin must be rated for a minimum of 25 V for desired rise time performance			
13	VOUT1	0	Switch 1 output			
14	VOOTT	U	Switch 1 output			
_	Thermal pad	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the <i>Layout</i> section for layout guidelines			

SLVSDE7 - NOVEMBER 2016 www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT ⁽²⁾
V _{IN1,2}	Input voltage	-0.3	6	V
V _{OUT1,2}	Output voltage	-0.3	6	V
V _{ON1,2}	ON-pin voltage	-0.3	6	V
V _{BIAS}	Bias voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current per channel		6	Α
I _{PLS}	Maximum pulsed switch current per channel, pulse <300 μs, 3% duty cycle		8	Α
TJ	Maximum junction temperature		125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{IN1,2}$	Input voltage		0.6	V_{BIAS}	V
V_{BIAS}	Bias voltage		2.5	5.7	V
V _{ON1,2}	ON voltage		0	5.7	V
V _{OUT1,2}	Output voltage			V _{IN}	V
V _{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.7 V	1.2	5.7	V
V _{IL}	Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.7 V	0	0.5	V
C _{IN1,2}	Input capacitor		1 (1)		μF
T _A	Operating free-air temperature	(2)	-40	105	°C

⁽¹⁾ See the Input Capacitor (Optional) section.

7.4 Thermal Information

		TPS22976	
	THERMAL METRIC ⁽¹⁾	DPU (WSON)	UNIT
		14 PINS	-
$R_{\theta JA}$	Junction-to-ambient thermal resistance	50.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	18.6	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS22976

STRUMENTS

⁽²⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: TA_(max) = T_{J(max)} - (θ_{JA} × P_{D(max)})



www.ti.com

Thermal Information (continued)

	THERMAL METRIC ⁽¹⁾	TPS22976	
	THERMAL METRIC ⁽¹⁾	DPU (WSON)	UNIT
		14 PINS	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	6.5	°C/W

7.5 Electrical Characteristics — $V_{BIAS} = 5 \text{ V}$

Unless otherwise noted, the specifications in the following table applies where $V_{BIAS} = 5 \text{ V}$. Typical values are for $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	NDITIONS	TA	MIN TY	Р МАХ	UNIT
POWER SI	UPPLIES AND CURRENTS						-
	V _{BIAS} quiescent current (both	$I_{OUT1} = I_{OUT2} = 0 \text{ m/}$	Α,	-40°C to +85°C	3	7 48	μА
	channels)	$V_{IN1,2} = V_{ON1,2} = 5$		-40°C to +105°C		37 48 49 35 43 44 1.37 2.3 005 5.5 11.3 002 1.4 3.4 002 0.5 1.4	+ '
$I_{Q,VBIAS}$	V _{BIAS} quiescent current (single	$I_{OUT1} = I_{OUT2} = 0 \text{ m/s}$	A Vous = 0 V	-40°C to +85°C	3	5 43	
	channel)	$V_{IN1,2} = V_{ON1} = 5 \text{ V}$	4, VON2 — V	-40°C to +105°C		37 48 49 35 43 44 1.37 2.3 .005 5.5 11.3 .002 1.4 .002 0.5 1.4 .001 0.3 0.8 0.1 14 18 22 23 14 18 22 23 14 18 22 23 14 18 22 23 14 18 22 23 14 18 22 23 14 18 22 23 14 18 22 23 14 18 22 23 23 14 18 22 23 23 23 23 24 23 23 23 24 23 23 23 23 24 28 29 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	− uA
I _{SD,VBIAS}	V _{BIAS} shutdown current	V _{ON1,2} = 0 V, V _{VOUT}	1 2 = 0 V	-40°C to +105°C	1.3	7 2.3	μΑ
OD, VBIAO	BINO :	GIVI,2 - 7 VOOT		-40°C to +85°C			•
			$V_{IN} = 5 V$	-40°C to +105°C			-
				-40°C to +85°C	.00		+
		$V_{ON} = 0 V$,	$V_{IN} = 3.3 \text{ V}$	-40°C to +105°C			_
$I_{SD,VIN}$	V _{IN} shutdown current (per channel)	$V_{OUT} = 0 V$		-40°C to +85°C	.00.		μA
			$V_{IN} = 1.8 \text{ V}$	-40°C to +105°C			-
				-40°C to +85°C	.00		
			$V_{IN} = 0.6 V$	-40°C to +105°C			-
I _{ON}	ON-pin input leakage current	V _{ON} = 5.5 V		-40°C to +105°C			
	ICE CHARACTERISTICS	VOIV = 0.0 V		10 0 10 1 100 0		0.1	μ, τ
11201017111				25°C	1	4 18	Т
			V _{IN} = 5 V	-40°C to +85°C	•		-
			VIIN — O V	-40°C to +105°C			
				25°C	1		
			V _{IN} = 3.3 V	-40°C to +85°C			
			V IIV — 0.0 V	-40°C to +105°C			
				25°C	1		
			V _{IN} = 1.8 V	-40°C to +85°C			-
Rou			VIN - 1.0 V	-40°C to +105°C			+
R_{ON}	On-state resistance (per channel)	$I_{OUT} = -200 \text{ mA}$	V _{IN} = 1.2 V	25°C	1		⊢ mΩ
				-40°C to +85°C			+
			V IIV — 1.2 V	-40°C to +105°C			-
				25°C	1		-
			V _{IN} = 1.05 V	-40°C to +85°C			-
			V IN = 1.00 V	-40°C to +105°C			+
				25°C	1		-
			V _{IN} = 0.6 V	-40°C to +85°C			1
		v _{IN} = 0.6 v		-40°C to +105°C			+
V _{ON,HYS}	ON-pin hysteresis	V _{IN} = 5 V		25°C	c		mV
R _{PD} ⁽¹⁾	Output pulldown resistance	$V_{IN} = V_{OUT} = 5 \text{ V}, \text{ V}$	ov = 0 V	-40°C to +105°C			
T _{SD}	Thermal shutdown	Junction temperatur					°C
T _{SD,HYS}	Thermal-shutdown hysteresis	Junction temperatur	•				∘C

⁽¹⁾ Not present in TPS22976N

TEXAS INSTRUMENTS

7.6 Electrical Characteristics — $V_{BIAS} = 2.5 \text{ V}$

Unless otherwise noted, the specifications in the following table applies where V_{VBIAS} = 2.5 V. Typical values are for T_A = 25°C

	PARAMETER	TEST CO	NDITIONS	T _A	MIN TYP	MAX	UNIT
POWER SU	JPPLIES AND CURRENTS						
	V _{BIAS} quiescent current (both			–40°C to +85°C	15	20	μA
POWER SUPPLIES AND CURRENTS	channels)	$V_{IN1,2} = V_{ON1,2} = 2.5$	5 V	-40°C to +105°C		20	İ
	V _{BIAS} quiescent current (single	$I_{OUT1} = I_{OUT2} = 0 \text{ m/}$	A, V _{ON2} = 0 V	-40°C to +85°C	14	19	
	19	μA					
I _{SD,VBIAS}	V _{BIAS} shutdown current	$V_{ON1,2} = 0 \text{ V}, V_{VOUT}$	_{1,2} = 0 V	-40°C to +105°C	.58	1.1	μA
			.,	-40°C to +85°C	.005	0.8	
			$V_{IN} = 2.5 \text{ V}$	-40°C to +105°C		2.1	
			.,	-40°C to +85°C	.002	0.5	
		$V_{ON} = 0 \text{ V}.$	$V_{IN} = 1.8 \text{ V}$	-40°C to +105°C		1.4	
I _{SD,VIN}	V _{IN} shutdown current (per channel)			-40°C to +85°C	.002	0.3	μA
			$V_{IN} = 1.05 \text{ V}$	-40°C to +105°C		1	
				-40°C to +85°C	.001	0.3	
			$V_{IN} = 0.6 V$			0.8	
I _{ON}	ON-pin input leakage current	V _{ON} = 5.5 V				0.1	μA
		0.14					· · ·
				25°C	18	23	
			V _{IN} = 2.5 V			28	mΩ
						30	
					16		
			V _{INI} = 1.8 V			28	
			1111			29	
					16		
			V _{INI} = 1.5 V			27	
		I _{OUT} = -200 mA	1110			28	
R _{ON}	On-state resistance (per channel)		V _{IN} = 1.2 V		16		
						26	
						28	
					16		
			V _{IN} = 1.05 V			25	
			V \(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			27	
					15		
			V = 0.6 V		10	25	†
		v _{IN} = 0.6 v				26	
Vonusca	ON-nin hysteresis	V _W = 25 V		_	70		mV
R _{PD} ⁽¹⁾	Output pulldown resistance	$V_{IN} = 2.5 \text{ V}$ $V_{IN} = V_{OUT} = 2.5 \text{ V},$	Vov. = 0 V	-40°C to +105°C	250		Ω
T _{SD}	Thermal shutdown	Junction temperatur		-0 C to +103 C	160		°C
T _{SD,HYS}	Thermal-shutdown hysteresis	Junction temperatur		_	20		°C

⁽¹⁾ Not present in TPS22976N




www.ti.com

7.7 Switching Characteristics

7.7 Switching Characteristics										
	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT					
V _{IN} = \	$V_{\rm ON} = V_{\rm BIAS} = 5 \text{ V}, T_{\rm A} = 25$	GOC (unless otherwise noted)								
t_{ON}	Turnon time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	1490							
t _{OFF}	Turnoff time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	3							
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1770		μs					
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2							
t_D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	620							
V _{IN} = 0	0.6 V, V _{ON} = V _{BIAS} = 5 V, 1	T _A = 25°C (unless otherwise noted)		*						
t _{ON}	Turnon time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	620							
t _{OFF}	Turnoff time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	3							
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	285		μs					
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2							
t_D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	460							
V _{IN} = 2	2.5 V, V _{ON} = 5 V, V _{BIAS} = 2	2.5 V, T _A = 25°C (unless otherwise noted)								
t _{ON}	Turnon time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2350							
t _{OFF}	Turnoff time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	4							
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2275		μs					
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2							
t_D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1210							
$V_{IN} = 0$	0.6 V, V _{ON} = 5 V, V _{BIAS} = 2	2.5 V, T _A = 25°C (unless otherwise noted)								
t _{ON}	Turnon time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1410							
t _{OFF}	Turnoff time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	5							
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	700		μs					
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2							
t _D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1030							
		1	U .							


TEXAS INSTRUMENTS

7.8 Typical DC Characteristics





Typical DC Characteristics (continued)




Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical DC Characteristics (continued)






www.ti.com

7.9 Typical AC Characteristics


 $T_A = 25^{\circ}C$, $C_T = 1000$ pF, $C_{IN} = 1$ μ F, $C_L = 0.1$ μ F, $R_L = 10$ Ω , $V_{ON} = 5$ $V_{IN} = 1$



TEXAS INSTRUMENTS

Typical AC Characteristics (continued)









Figure 20. Turnon Time vs Input Voltage

Figure 21. Turnon Time vs Input Voltage







Figure 22. Rise Time vs Input Voltage

Figure 23. Rise Time vs Input Voltage







Figure 24. Turnon Response Time

Figure 25. Turnon Response Time



www.ti.com

Typical AC Characteristics (continued)



TEXAS INSTRUMENTS

8 Parameter Measurement Information




Figure 32. Test Circuit




Figure 33. t_{ON} and t_{OFF} Waveforms



9 Detailed Description

9.1 Overview

www.ti.com


The TPS22976 is a 5.7-V, dual-channel, $14\text{-m}\Omega$ (typical) R_{ON} load switch in a 14-pin WSON package. Each channel can support a maximum continuous current of 6 A and is controlled by an on and off GPIO-compatible input. To reduce the voltage drop in high current rails, the device implements N-channel MOSFETs. Note that the ON pins must be connected and cannot be left floating. The device has a configurable slew rate for applications that require specific rise-time, which controls the inrush current. By controlling the inrush current, power supply sag can be reduced during turnon. Furthermore, the slew rate is proportional to the capacitor on the CT pin. See the *Adjustable Rise Time* section to determine the correct CT value for a desired rise time.

The internal circuitry is powered by the V_{BIAS} pin, which supports voltages from 2.5 V to 5.7 V. This circuitry includes the charge pump, QOD (optional), and control logic. When a voltage is applied to V_{BIAS} , and the $ON_{1,2}$ pins transition to a low state, the QOD functionality is activated. This connects V_{OUT1} and V_{OUT2} to ground through the on-chip resistor. The typical pulldown resistance (R_{PD}) is 230 Ω .

During the off state, the device prevents downstream circuits from pulling high standby current from the supply. The integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, reducing solution size and bill of materials (BOM) count.

TEXAS INSTRUMENTS

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 34. TPS22976 Functional Block Diagram

9.3 Feature Description

9.3.1 ON and OFF Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high with a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

www.ti.com

Feature Description (continued)

9.3.2 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN}, placed close to the pins is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.3.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a C_{IN} greater than C_{L} is highly recommended. A C_{L} greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A C_{IN} to C_{L} ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turnon due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time. (See the *Adjustable Rise Time* section).

9.3.4 Quick Output Discharge (QOD) (Not Present in TPS22976N)

The TPS22976 includes a QOD feature. When the switch is disabled, an internal discharge resistance is connected between VOUT and GND to remove the remaining charge from the output. This resistance prevents the output from floating while the switch is disabled. For best results, it is recommended that the device gets disabled before V_{BIAS} falls below the minimum recommended voltage.

9.3.5 Thermal Shutdown

Thermal Shutdown protects the part from internally or externally generated excessive temperatures. When the device temperature exceeds T_{SD} (typical 160°C), the switch is turned off. The switch automatically turns on again if the temperature of the die drops 20 degrees below the T_{SD} threshold.

9.4 Device Functional Modes

Table 1 lists the TPS22976 functions.

Table 1. TPS22976 Functions Table

ON	VIN to VOUT	VOUT
L	Off	GND
Н	On	VIN

Table 2 lists the TPS22976N functions.

Table 2. TPS22976N Functions Table

ON	VIN to VOUT	VOUT
L	Off	Floating
Н	On	VIN

SLVSDE7 – NOVEMBER 2016 www.ti.com

TEXAS INSTRUMENTS

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This section highlights some of the design considerations for implementing the device in various applications. A PSPICE model for this device is also available on the product page for additional information.

10.1.1 Parallel Configuration

To increase current capabilities and to lower R_{ON} , both channels can be placed in parallel as seen in Figure 35. With this configuration, the CT1 and CT2 pins can be tied together to use one capacitor, CT.

See the TPS22966 Dual-Channel Load Switch in Parallel Configuration application report and Parallel Load Switches for Higher Output Current & Reduced ON-Resistance Design Guide for more information.




Figure 35. Parallel Configuration

10.1.2 Standby Power Reduction

Battery powered end equipments often have strict power budgets, in which there is a need to reduce current consumption. The TPS22976 significantly reduces system current consumption by disabling the supply voltage to subsystems in standby states. Alternatively, the TPS22976 reduces the leakage current overhead of the modules in standby mode as achieved in Figure 36. Note that standby power reduction can be achieved on either channel, as well as dual-channel operation.

Application Information (continued)





Figure 36. Standby Power Reduction

10.1.3 Power Supply Sequencing without GPIO Input

Sequential startup of several subsystems is often burdensome and adds complexity for several end equipments. The TPS22976 provides a power sequencing solution that reduces the overall system complexity, as seen in Figure 37.



Copyright @ 2010, Toxas mataments modiporate

Figure 37. Power Sequencing without a GPIO Input


SLVSDE7 – NOVEMBER 2016 www.ti.com

TEXAS INSTRUMENTS

Application Information (continued)

10.1.4 Reverse Current Blocking

Reverse current blocking is often desired in specific applications, as it prevents current from flowing from the output to the input of the load switch when the device is disabled. With the configuration illustrated in Figure 38, the TPS22976 can be converted into a single-channel switch with reverse current blocking. VIN1 or VIN2 can be used as the input and VIN2 or VIN1 as the output.



Copyright © 2016, Texas Instruments Incorporated

Figure 38. Reverse Current Blocking

10.2 Typical Application

This application demonstrates how the TPS22976 can be used to limit the inrush current when powering on downstream modules.




Figure 39. Typical Application Circuit



Typical Application (continued)

10.2.1 Design Requirements

Table 3 shows the TPS22976 design parameters.

Table 3. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage	3.3 V
Bias voltage	5 V
Load capacitance (C _L)	22 μF
Maximum acceptable inrush current	400 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 1.

Inrush Current = $C \times dV/dt$

where

- · C is the output capacitance
- dV is the output voltage
- dt is the rise time

The TPS22976 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turnon. The appropriate rise time can be calculated using Table 3 and the inrush current equation. See Equation 2 and Equation 3.

$$400 \text{ mA} = 22 \mu\text{F} \times 3.3 \text{ V/dt}$$
 (2)

$$dt = 181.5 \,\mu s$$
 (3)

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 181.5 μs. See the oscilloscope captures in the *Application Curves* section for an example of how the CT capacitor can be used to reduce inrush current.

TEXAS INSTRUMENTS

10.2.2.2 Adjustable Rise Time

A capacitor to GND on the CT pins sets the slew rate for each channel. To ensure desired performance, a capacitor with a minimum voltage rating of 25 V must be used on either CT pins. An approximate formula for the relationship between CT and slew rate is shown in Equation 4.

Equation 4 accounts for 10% to 90% measurement on V_{OUT} and does not apply for CT = 0 pF. Use Table 4 to determine rise times for when CT = 0 pF):

 $SR = 0.42 \times CT + 66$

where

- SR is the slew rate (in μs/V)
- CT is the capacitance value on the CT pin (in pF)
- The units for the constant 66 is in μs/V.

(4)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 4 shows rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition, and the ON pin is asserted high.


Table 4. Rise Time Values

CT (»F)	RISE TIME (µs) 10% - 90%, $C_L = 0.1 \ \mu F$, $C_{IN} = 1 \ \mu F$, $R_L = 10 \ \Omega^{(1)}$												
CT (pF)	5 V	3.3 V	1.8 V	1.5 V	1.2 V	1.05 V	0.6 V						
0	149	112	77	70	60	56	42						
220	548	388	236	206	173	154	103						
470	968	673	401	342	289	256	169						
1000	1768	1220	711	608	505	445	286						
2200	3916	2678	1554	1332	1097	949	627						
4700	8040	5477	3179	2691	2240	1964	1249						
10000	16520	11150	6410	5401	4430	3933	2526						

⁽¹⁾ TYPICAL VALUES at 25°C, $V_{BIAS} = 5 \text{ V}$, 25 V X7R 10% CERAMIC CAP

10.2.3 Application Curves

 $V_{BIAS} = 5 \text{ V}$; $V_{IN} = 3.3 \text{ V}$; $C_L = 22 \mu F$



Submit Documentation Feedback



11 Power Supply Recommendations

The device is designed to operate from a V_{BIAS} range of 2.5 V to 5.7 V and a V_{IN} range of 0.6 V to V_{BIAS}.

12 Layout

12.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for V_{IN} , V_{OUT} , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

12.2 Layout Example

Notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.




Figure 42. PCB Layout Example

12.3 Power Dissipation

The maximum IC junction temperature must be restricted to 125° C under normal operating conditions. To calculate the maximum allowable power dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 5.

$$P_{\text{D(max)}} = \frac{T_{\text{J(max)}} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where

- P_{D(max)} is the maximum allowable power dissipation
- T_{J(max)} is the maximum allowable junction temperature (125°C for the TPS22976)
- T_A is the ambient temperature of the device
- θ_{JA} is the junction to air thermal impedance. See the *Thermal Information* section. This parameter is highly dependent upon board layout.

(5)

TEXAS INSTRUMENTS

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

TPS22976 Evaluation Module User's Guide

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.





2-Dec-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS22976DPUR	ACTIVE	WSON	DPU	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976	Samples
TPS22976DPUT	ACTIVE	WSON	DPU	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976	Samples
TPS22976NDPUR	ACTIVE	WSON	DPU	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976N	Samples
TPS22976NDPUT	ACTIVE	WSON	DPU	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

2-Dec-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Dec-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


All difficultions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22976DPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976DPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976NDPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976NDPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 3-Dec-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22976DPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22976DPUT	WSON	DPU	14	250	210.0	185.0	35.0
TPS22976NDPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22976NDPUT	WSON	DPU	14	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- Ç. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. This package is Pb-free.



DPU (R-PWSON-N14)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211395/C 04/15

NOTE: All linear dimensions are in millimeters



DPU (R-PWSON-N14)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity