



---

## Low Power Stereo Audio ADC

---

### GENERAL DESCRIPTION

ES8288 is a high performance, low power and low cost audio ADC. It consists of 2-ch ADC, microphone amplifier and auto level control.

The device uses advanced multi-bit delta-sigma modulation technique to convert data between digital and analog. The multi-bit delta-sigma modulators make the device with low sensitivity to clock jitter and low out of band noise.

### FEATURES

#### *ADC*

- 24-bit, 8 kHz to 96 kHz sampling frequency
- 95 dB dynamic range, 95 dB signal to noise ratio, -85 dB THD+N
- Stereo or mono microphone interface with microphone amplifier
- Auto level control and noise gate
- 2-to-1 analog input selection

#### *Low Power*

- 1.8V to 3.3V operation
- 9 mW recording

#### *System*

- I<sup>2</sup>C or SPI uC interface
- 256Fs, 384Fs, USB 12 MHz or 24 MHz
- Master or slave serial port
- I<sup>2</sup>S, Left Justified, DSP/PCM Mode

### APPLICATIONS


- Portable audio recording

### ORDERING INFORMATION

ES8288 -40°C ~ +85°C  
QFN-28

|        |  |    |
|--------|--|----|
| 1      | BLOCK DIAGRAM.....   | 3  |
| 2      | 28-PIN QFN AND PIN DESCRIPTIONS.....                           | 4  |
| 3      | TYPICAL APPLICATION CIRCUIT .....                              | 6  |
| 4      | CLOCK MODES AND SAMPLING FREQUENCIES.....                      | 6  |
| 5      | MICRO-CONTROLLER CONFIGURATION INTERFACE .....                 | 8  |
| 5.1    | SPI .....  | 8  |
| 5.2    | 2-wire .....   | 9  |
| 6      | CONFIGURATION REGISTER DEFINITION .....                        | 10 |
| 6.1    | Chip Control and Power Management .....                        | 11 |
| 6.1.1  | Register 0 – Chip Control 1, Default 0000 0110 .....           | 11 |
| 6.1.2  | Register 1 – Chip Control 2, Default 0001 1100 .....           | 11 |
| 6.1.3  | Register 2 – Chip Power Management, Default 1100 0011 .....    | 11 |
| 6.1.4  | Register 3 – ADC Power Management, Default 1111 1100 .....     | 12 |
| 6.1.5  | Register 5 – Chip Low Power 1, Default 0000 0000.....          | 12 |
| 6.1.6  | Register 6 – Chip Low Power 2, Default 0000 0000.....          | 12 |
| 6.1.7  | Register 7 – Analog Voltage Management, Default 0111 1100....  | 12 |
| 6.1.8  | Register 8 – Master Mode Control, Default 1000 0000 .....      | 13 |
| 6.2    | ADC Control .....  | 13 |
| 6.2.1  | Register 9 – ADC Control 1, Default 0000 0000.....             | 13 |
| 6.2.2  | Register 10 – ADC Control 2, Default 0000 0000.....            | 13 |
| 6.2.3  | Register 11 – ADC Control 3, Default 0000 0110 .....           | 14 |
| 6.2.4  | Register 12 – ADC Control 4, Default 0000 0000.....            | 14 |
| 6.2.5  | Register 13 – ADC Control 5, Default 0000 0110 .....           | 14 |
| 6.2.6  | Register 14 – ADC Control 6, Default 0011 0000 .....           | 15 |
| 6.2.7  | Register 15 – ADC Control 7, Default 0011 0000 .....           | 15 |
| 6.2.8  | Register 16 – ADC Control 8, Default 1100 0000 .....           | 16 |
| 6.2.9  | Register 17 – ADC Control 9, Default 1100 0000 .....           | 16 |
| 6.2.10 | Register 18 – ADC Control 10, Default 0011 1000 .....          | 16 |
| 6.2.11 | Register 19 – ADC Control 11, Default 1011 0000 .....          | 17 |
| 6.2.12 | Register 20 – ADC Control 12, Default 0011 0010 .....          | 17 |
| 6.2.13 | Register 21 – ADC Control 13, Default 0000 0110 .....          | 18 |
| 6.2.14 | Register 22 – ADC Control 14, Default 0000 0000.....           | 18 |
| 6.2.15 | Register 43 – ADC Control 15, Default 0011 1000 .....          | 18 |
| 7      | Digital Audio Interface.....                                   | 19 |
| 8      | ELECTRICAL CHARACTERISTICS .....                               | 20 |
| 8.1    | Absolute Maximum Ratings.....                                  | 20 |
| 8.2    | Recommended Operating Conditions .....                         | 20 |
| 8.3    | ADC Analog and Filter Characteristics and Specifications ..... | 20 |
| 8.4    | Power Consumption Characteristics .....                        | 21 |
| 8.5    | Serial Audio Port Switching Specifications .....               | 21 |
| 8.6    | Serial Control Port Switching Specifications .....             | 22 |
| 9      | PACKAGE INFORMATION.....                                       | 24 |
| 10     | CORPORATION INFORMATION .....                                  | 25 |

# 1 BLOCK DIAGRAM




## 2 28-PIN QFN AND PIN DESCRIPTIONS

|      | 28     | 27 | 26 | 25 | 24 | 23   | 22 |         |
|------|--------|----|----|----|----|------|----|---------|
| MCLK | 1      |    |    |    |    |      | 21 | RIN2    |
| DVDD | 2      |    |    |    |    |      | 20 | VMID    |
| PVDD | 3      |    |    |    |    |      | 19 | ADCVREF |
| DGND | 4      |    |    |    |    |      | 18 | AGND    |
| SCLK | 5      |    |    |    |    |      | 17 | AVDD    |
| DGND | 6      |    |    |    |    |      | 16 | NC      |
| LRCK | 7      |    |    |    |    |      | 15 | NC      |
|      | 8      | 9  | 10 | 11 | 12 | 13   | 14 |         |
|      | ASDOUT | NC | NC | NC | NC | AGND | NC |         |
|      |        |    |    |    |    |      |    | CCLK    |
|      |        |    |    |    |    |      |    | CDATA   |
|      |        |    |    |    |    |      |    | CE      |
|      |        |    |    |    |    |      |    | NC      |
|      |        |    |    |    |    |      |    | LIN1    |
|      |        |    |    |    |    |      |    | RIN1    |
|      |        |    |    |    |    |      |    | LIN2    |

| PIN | NAME    | I/O    | DESCRIPTION   |
|-----|---------|--------|---|
| 1   | MCLK    | I      | Master clock  |
| 2   | DVDD    | Supply | Digital core supply                                 |
| 3   | PVDD    | Supply | Digital IO supply                                   |
| 4   | DGND    | Supply | Digital ground (return path for both DVDD and PVDD) |
| 5   | SCLK    | I/O    | Audio data bit clock                                |
| 6   | DGND    | I      | Connect to ground                                   |
| 7   | LRCK    | I      | ADC audio data left and right clock                 |
| 8   | ASDOUT  | O      | ADC audio data                                      |
| 9   | NC      | NC     | No connect  |
| 10  | NC      | NC     | No connect  |
| 11  | NC      | NC     | No connect  |
| 12  | NC      | NC     | No connect  |
| 13  | AGND    | Supply | Analog ground                                       |
| 14  | NC      | NC     | No connect  |
| 15  | NC      | NC     | No connect  |
| 16  | NC      | NC     | No connect  |
| 17  | AVDD    | Supply | Analog supply                                       |
| 18  | AGND    | Supply | Analog ground                                       |
| 19  | ADCVREF | O      | Decoupling capacitor                                |
| 20  | VMID    | O      | Decoupling capacitor                                |
| 21  | RIN2    | I      | Right channel input 2                               |
| 22  | LIN2    | I      | Left channel input 2                                |
| 23  | RIN1    | I      | Right channel input 1                               |
| 24  | LIN1    | I      | Left channel input 1                                |
| 25  | NC      | NC     | No connect  |
| 26  | CE      | I      | Control select or device address selection          |
| 27  | CDATA   | I/O    | Control data input or output                        |
| 28  | CCLK    | I      | Control clock input                                 |

### 3 TYPICAL APPLICATION CIRCUIT



### 4 CLOCK MODES AND SAMPLING FREQUENCIES

According to the input serial audio data sampling frequency, the device can work in two speed modes: single speed or double speed. The ranges of the sampling frequency in these two modes are listed in Table 1. The device can work either in master clock mode or slave clock mode.

In slave mode, LRCK and SCLK are supplied externally. LRCK and SCLK must be synchronously derived from the system clock with specific rates. The device can auto detect MCLK/LRCK ratio according to Table 1. The device only supports the MCLK/LRCK ratios listed in Table 1. The LRCK/SCLK ratio is normally 64.

Table 1 Slave Mode Sampling Frequencies and MCLK/LRCK Ratio

| Speed Mode   | Sampling Frequency | MCLK/LRCK Ratio          |
|--------------|--------------------|--------------------------|
| Single Speed | 8kHz – 50kHz       | 256, 384, 512, 768, 1024 |
| Double Speed | 50kHz – 100kHz     | 128, 192, 256, 384, 512  |

In master mode, LRCK and SCLK are derived internally from MCLK. The available MCLK/LRCK ratios and SCLK/LRCK ratios are listed in Table 2.

Table 2 Master Mode Sampling Frequencies and MCLK/LRCK Ratio

| MCLK<br>CLKDIV2=0 | MCLK<br>CLKDIV2=1 | ADC Sample Rate<br>(ALRCK) | ADCFSRatio<br>[4:0] | SCLK<br>Ratio |
|-------------------|-------------------|----------------------------|---------------------|---------------|
| 12.288 MHz        | 24.576MHz         | 8 kHz (MCLK/1536)          | 01010               | MCLK/6        |
|                   |                   | 8 kHz (MCLK/1536)          | 01010               | MCLK/4        |
|                   |                   | 12 kHz (MCLK/1024)         | 00111               | MCLK/4        |
|                   |                   | 16 kHz (MCLK/768)          | 00110               | MCLK/6        |
|                   |                   | 24 kHz (MCLK/512)          | 00100               | MCLK/4        |
|                   |                   | 32 kHz (MCLK/384)          | 00011               | MCLK/6        |
|                   |                   | 48 kHz (MCLK/256)          | 00010               | MCLK/4        |
|                   |                   | 48 kHz (MCLK/256)          | 00010               | MCLK/4        |
|                   |                   | 96 kHz (MCLK/128)          | 00000               | MCLK/2        |
| 11.2896 MHz       | 22.5792MHz        | 8.0182 kHz (MCLK/1408)     | 01001               | MCLK/4        |
|                   |                   | 8.0182 kHz (MCLK/1408)     | 01001               | MCLK/4        |
|                   |                   | 11.025 kHz (MCLK/1024)     | 00111               | MCLK/4        |
|                   |                   | 22.05 kHz (MCLK/512)       | 00100               | MCLK/4        |
|                   |                   | 44.1 kHz (MCLK/256)        | 00010               | MCLK/4        |
|                   |                   | 44.1 kHz (MCLK/256)        | 00010               | MCLK/4        |
|                   |                   | 88.2 kHz (MCLK/128)        | 00000               | MCLK/2        |
| 18.432 MHz        | 36.864MHz         | 8 kHz (MCLK/2304)          | 01100               | MCLK/6        |
|                   |                   | 8 kHz (MCLK/2304)          | 01100               | MCLK/6        |
|                   |                   | 12 kHz (MCLK/1536)         | 01010               | MCLK/6        |
|                   |                   | 16 kHz (MCLK/1152)         | 01000               | MCLK/6        |
|                   |                   | 24 kHz (MCLK/768)          | 00110               | MCLK/6        |
|                   |                   | 32 kHz (MCLK/576)          | 00101               | MCLK/6        |
|                   |                   | 48 kHz (MCLK/384)          | 00011               | MCLK/6        |
|                   |                   | 48 kHz (MCLK/384)          | 00011               | MCLK/6        |
|                   |                   | 96 kHz (MCLK/192)          | 00001               | MCLK/3        |
| 16.9344 MHz       | 33.8688MHz        | 8.0182 kHz (MCLK/2112)     | 01011               | MCLK/6        |
|                   |                   | 8.0182 kHz (MCLK/2112)     | 01011               | MCLK/6        |
|                   |                   | 11.025 kHz (MCLK/1536)     | 01010               | MCLK/6        |
|                   |                   | 22.05 kHz (MCLK/768)       | 00110               | MCLK/6        |
|                   |                   | 44.1 kHz (MCLK/384)        | 00011               | MCLK/6        |
|                   |                   | 44.1 kHz (MCLK/384)        | 00011               | MCLK/6        |
|                   |                   | 88.2 kHz (MCLK/192)        | 00001               | MCLK/3        |
| 12 MHz            | 24MHz             | 8 kHz (MCLK/1500)          | 11011               | MCLK          |
|                   |                   | 8 kHz (MCLK/1500)          | 11011               | MCLK          |
|                   |                   | 8.0214 kHz (MCLK/1496)     | 11010               | MCLK          |
|                   |                   | 8.0214 kHz (MCLK/1496)     | 11010               | MCLK          |
|                   |                   | 11.0259 kHz (MCLK/1088)    | 11001               | MCLK          |
|                   |                   | 12 kHz (MCLK/1000)         | 11000               | MCLK          |
|                   |                   |                            |                     |               |

|  |                        |        |      |
|--|------------------------|--------|------|
|  | 16 kHz (MCLK/750)      | 10111  | MCLK |
|  | 22.0588 kHz (MCLK/544) | 10110  | MCLK |
|  | 24 kHz (MCLK/500)      | 10101  | MCLK |
|  | 32 kHz (MCLK/375)      | 10100* | MCLK |
|  | 44.118 kHz (MCLK/272)  | 10011  | MCLK |
|  | 44.118 kHz (MCLK/272)  | 10011  | MCLK |
|  | 48 kHz (MCLK/250)      | 10010  | MCLK |
|  | 48 kHz (MCLK/250)      | 10010  | MCLK |
|  | 88.235 kHz (MCLK/136)  | 10001  | MCLK |
|  | 96 kHz (MCLK/125)      | 10000  | MCLK |

## 5 MICRO-CONTROLLER CONFIGURATION INTERFACE

The device supports standard SPI and 2-wire micro-controller configuration interface. External micro-controller can completely configure the device through writing to internal configuration registers. Please see section 8 for the details of configuration register definition.

The identical device pins are used to configure either SPI or 2-wire interface. In SPI mode, pin CE, CCLK and CDATA function as SPI\_CS<sub>n</sub>, SPI\_CLK and SPI\_DIN. In 2-wire mode, pin CE, CCLK and CDATA function as AD<sub>0</sub>, SCL and SDA. To select SPI mode, apply high to low transition signal to CE pin. Otherwise the device will operate in 2-wire interface mode.

### 5.1 SPI

ES8288 has a SPI (Serial Peripheral Interface) compliant synchronous serial slave controller inside the chip. It provides the ability to allow the external master SPI controller to access the internal registers, and thus control the operations of chip.

All lines on the SPI bus are unidirectional: The SPI\_CLK is generated by the master controller and is primarily used to synchronize data transfer, the SPI\_DIN line carries data from the master to the slave; SPI\_CS<sub>n</sub> is generated by the master to select ES8288.

The timing diagram of this interface is given in Figure 1. The high to low transition at SPI\_CS<sub>n</sub> pin indicates the SPI interface selected. Each write procedure contains 3 words, i.e. Chip Address plus R/W bit, internal register address and internal register data. Every word length is fixed at 8 bits. The input SPI\_DIN data are sampled at the rising edge of SPI\_CLK clock. The MSB bit in each word is transferred firstly. The transfer rate can be up to 10M bps.






Figure 1 SPI Configuration Interface Timing Diagram

**5.2 2-wire**

2-wire interface is a bi-directional serial bus that uses a serial data line (SDA) and a serial clock line (SCL) for data transfer. The timing diagram for data transfer of this interface is given in Figure 2. Data are transmitted synchronously to SCL clock on the SDA line on a byte-by-byte basis. Each bit in a byte is sampled during SCL high with MSB bit being transmitted firstly. Each transferred byte is followed by an acknowledge bit from receiver to pull the SDA low. The transfer rate of this interface can be up to 100k bps.




Figure 2 Complete Data Transfer for 2-wire Interface

A master controller initiates the transmission by sending a “start” signal, which is defined as a high-to-low transition at SDA while SCL is high. The first byte transferred is the slave address. It is a seven-bit chip address followed by a RW bit. The chip address must be 001000x, where x equals AD0 (pin CE). The RW bit indicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte-by-byte basis in the direction specified by the RW bit. The master can terminate the communication by generating a “stop” signal, which is defined as a low-to-high transition at SDA while SCL is high.

In 2-wire interface mode, the registers can be written and read. The formats of “write” and “read” instructions are shown in Table 3 and Table 4. Please note that, to read data from a register, you must set R/W bit to 0 to access the register address and then set R/W to 1 to read data from the register.

Table 3 Write Data to Register in 2-wire Interface Mode

| Chip Address | R/W | Register Address |     | Data to be written |
|--------------|-----|------------------|-----|--------------------|
| 001000       | AD0 | 0                | ACK | RAM                |
|              |     |                  |     | ACK                |
|              |     |                  |     | DATA               |

Table 4 Read Data from Register in 2-wire Interface Mode

| Chip Address | R/W | Register Address |     | Data to be read |
|--------------|-----|------------------|-----|-----------------|
| 001000       | AD0 | 0                | ACK | RAM             |
|              |     |                  |     |                 |
|              |     |                  |     |                 |
| Chip Address | R/W | Data to be read  |     |                 |
| 001000       | AD0 | 1                | ACK | DATA            |

## 6 CONFIGURATION REGISTER DEFINITION

SPI and 2-wire configuration interface share the same registers because there is only one interface active at any time. There are total of 53 user programmable 8-bit registers in this device. These registers control the operations of ADC and DAC. External master controller can access these registers by using the slave address specified in RAM (Register Address Map) register as shown in the Table 5.

Table 5 Bit Content of Register Address Map

|         | B7          | B6          | B5          | B4         | B3          | B2            | B1           | B0         |
|---------|-------------|-------------|-------------|------------|-------------|---------------|--------------|------------|
| Reg. 00 | SCPRReset   | LRCM        |             |            | SeqEn       | EnRef         | VMIDSEL      |            |
| Reg. 01 | TSDEN       | PdnOC       | LPVcmMod    | LPVrefBuf  | PdnAna      | PdnIbiasgen   | VrefrLo      | PdnVrefbuf |
| Reg. 02 | adc_DigPDN  |             | adc_stm_rst |            | ADCDLL_PDND |               | adcVref_PDND |            |
| Reg. 03 | PdnAINL     | PdnAINR     | PdnADCL     | PdnADCR    | PdnMICB     | PdnADCBiasgen | flashLP      | int1LP     |
| Reg. 05 |             |             |             | OC[2]      |             | OC[3]         |              |            |
| Reg. 06 | LPPGA       |             |             |            |             |               | LPADCvrp     |            |
| Reg. 07 |             | VSEL        |             |            |             |               |              |            |
| Reg. 08 | MSC         | MCLKDIV2    | BCLK_INV    | BCLKDIV    |             |               |              |            |
| Reg. 09 | MicAmpL     |             |             |            | MicAmpR     |               |              |            |
| Reg. 10 | LINSEL      |             | RINSEL      |            |             |               |              |            |
| Reg. 11 | DS          |             |             |            |             | TRI           | OC[1:0]      |            |
| Reg. 12 | DATSEL      |             | ADCLRP      | ADCWL      |             |               | ADCFORMAT    |            |
| Reg. 13 |             |             | ADCFsMode   | ADCFsRatio |             |               |              |            |
| Reg. 14 | ADC_invL    | ADC_invR    | ADC_HPF_L   | ADC_HPF_R  |             |               |              |            |
| Reg. 15 | ADCRampRate | ADCSoftRamp | ADCZeroCrS  | ADCLeR     | ADCMute     |               |              |            |
| Reg. 16 | LADCVOL     |             |             |            |             |               |              |            |
| Reg. 17 | RADCVOL     |             |             |            |             |               |              |            |
| Reg. 18 | ALCSEL      |             | MAXGAIN     |            |             | MINGAIN       |              |            |
| Reg. 19 | ALCLVL      |             |             |            | ALCHLD      |               |              |            |
| Reg. 20 | ALCDCY      |             |             |            | ALCATK      |               |              |            |
| Reg. 21 | ALCMODE     | ALCZC       | TIME_OUT    | WIN_SIZE   |             |               |              |            |

|         |       |          |  |             |     |  |      |
|---------|-------|----------|--|-------------|-----|--|------|
| Reg. 22 | NGTH  |          |  |             | NGG |  | NGAT |
| Reg. 43 | slrck | Lrck_sel |  | Adc_dll_pwd |     |  |      |

## 6.1 Chip Control and Power Management

### 6.1.1 Register 0 – Chip Control 1, Default 0000 0110

| Bit Name  | Bit | Description  |
|-----------|-----|--|
| SCPRReset | 7   | 0 – normal (default)<br>1 – reset control port register to default   |
| LRCM      | 6   | 0 – ALRCK disabled when both ADC disabled; DLRCK disabled when both DAC disabled (default)<br>1 – ALRCK and DLRCK disabled when all ADC and DAC disabled |
| SeqEn     | 3   | 0 – internal power up/down sequence disable (default)<br>1 – internal power up/down sequence enable  |
| EnRef     | 2   | 0 – disable reference<br>1 – enable reference (default)  |
| VMIDSEL   | 1:0 | 00 – Vmid disabled<br>01 – 50 k $\Omega$ divider enabled<br>10 – 500 k $\Omega$ divider enabled (default)<br>11 – 5 k $\Omega$ divider enabled           |

### 6.1.2 Register 1 – Chip Control 2, Default 0001 1100

| Bit Name    | Bit | Description   |
|-------------|-----|---|
| TSDEN       | 7   | 0 – thermal shutdown disabled (default)<br>1 – thermal shutdown enabled           |
| PdnOC       | 6   | 0 – over current shutdown disabled (default)<br>1 – over current shutdown enabled |
| LPVcmMod    | 5   | 0 – normal (default)<br>1 – low power   |
| LPVrefBuf   | 4   | 0 – normal<br>1 – low power (default)   |
| PdnAna      | 3   | 0 – normal<br>1 – entire analog power down (default)                              |
| PdnIbiasgen | 2   | 0 – normal<br>1 – ibiasgen power down (default)                                   |
| VrefLo      | 1   | 0 – normal (default)<br>1 – low power   |
| PdnVrefbuf  | 0   | 0 – normal (default)<br>1 – power down  |

### 6.1.3 Register 2 – Chip Power Management, Default 1100 0011

| Bit Name   | Bit | Description |
|------------|-----|-------------|
| adc_DigPDN | 7   | 0 – normal  |

|             |   |  |
|-------------|---|--|
|             |   | 1 – resets ADC DEM, filter and serial data port (default)                          |
| adc_stm_rst | 5 | 0 – normal (default)<br>1 – reset ADC state machine to power down state            |
| ADCDLL_PDN  | 3 | 0 – normal (default)<br>1 – ADC_DLL power down, stop ADC clock                     |
| adcVref_PDN | 1 | 0 – ADC analog reference power up<br>1 – ADC analog reference power down (default) |

#### 6.1.4 Register 3 – ADC Power Management, Default 1111 1100

| Bit Name      | Bit | Description   |
|---------------|-----|---|
| PdnAINL       | 7   | 0 – normal<br>1 – left analog input power down (default)  |
| PdnAINR       | 6   | 0 – normal<br>1 – right analog input power down (default)                                       |
| PdnADCL       | 5   | 0 – left ADC power up<br>1 – left ADC power down (default)                                      |
| PdnADCR       | 4   | 0 – right ADC power up<br>1 – right ADC power down (default)                                    |
| PdnMICB       | 3   | 0 – microphone bias power on<br>1 – microphone bias power down (high impedance output, default) |
| PdnADCBiasgen | 2   | 0 – normal<br>1 – power down (default)  |
| flashLP       | 1   | 0 – normal (default)<br>1 – flash ADC low power   |
| int1LP        | 0   | 0 – normal (default)<br>1 – int1 low power  |

#### 6.1.5 Register 5 – Chip Low Power 1, Default 0000 0000

| Bit Name | Bit | Description  |
|----------|-----|--|
| OC[2]    | 4   | 0 – over current setting (default)<br>1 – over current setting |
| OC[3]    | 2   | 0 – over current setting (default)<br>1 – over current setting |

#### 6.1.6 Register 6 – Chip Low Power 2, Default 0000 0000

| Bit Name | Bit | Description                           |
|----------|-----|---------------------------------------|
| LPPGA    | 7   | 0 – normal (default)<br>1 – low power |
| LPADCvrp | 1   | 0 – normal (default)<br>1 – low power |

#### 6.1.7 Register 7 – Analog Voltage Management, Default 0111 1100

| Bit Name | Bit | Description |
|----------|-----|-------------|
|----------|-----|-------------|

|      |     |                            |
|------|-----|----------------------------|
| VSEL | 6:0 | 1111100 – normal (default) |
|------|-----|----------------------------|

### 6.1.8 Register 8 – Master Mode Control, Default 1000 0000

| Bit Name | Bit | Description  |
|----------|-----|--|
| MSC      | 7   | 0 – slave serial port mode<br>1 – master serial port mode (default)  |
| MCLKDIV2 | 6   | 0 – MCLK not divide (default)<br>1 – MCLK divide by 2  |
| BCLK_INV | 5   | 0 – normal (default)<br>1 – BCLK inverted  |
| BCLKDIV  | 4:0 | 00000 – master mode BCLK generated automatically based on the clock table (default)<br>Others – MCLK/N, N=1~31 |

## 6.2 ADC Control

### 6.2.1 Register 9 – ADC Control 1, Default 0000 0000

| Bit Name | Bit | Description   |
|----------|-----|---|
| MicAmpL  | 7:4 | Left channel PGA gain<br>0000 – 0 dB (default)<br>0001 – +3 dB<br>0010 – +6 dB<br>0011 – +9 dB<br>0100 – +12 dB<br>0101 – +15 dB<br>0110 – +18 dB<br>0111 – +21 dB<br>1000 – +24 dB |
| MicAmpR  | 3:0 | Right channel PGA gain<br>0000 – 0dB (default)<br>0001 – +3 dB<br>0010 – +6 dB<br>0011 – +9 dB<br>0100 – +12 dB<br>0101 – +15 dB<br>0110 – +18 dB<br>0111 – +21 dB<br>1000 – +24 dB |

### 6.2.2 Register 10 – ADC Control 2, Default 0000 0000

| Bit Name | Bit | Description   |
|----------|-----|---|
| LINSEL   | 7:6 | Left channel input select<br>00 – LINPUT1 (default)<br>01 – LINPUT2<br>10 – LINPUT3 |

|        |     |   |
|--------|-----|---|
|        |     | 11 – L-R differential (either LINPUT1-RINPUT1 or LINPUT2-RINPUT2, selected by DS)   |
| RINSEL | 5:4 | Right channel input select<br>00 – RINPUT1 (default)<br>01 – RINPUT2<br>10 – RINPUT3<br>11 – L-R differential (either LINPUT1-RINPUT1 or LINPUT2-RINPUT2, selected by DS) |

### 6.2.3 Register 11 – ADC Control 3, Default 0000 0110

| Bit Name | Bit | Description   |
|----------|-----|---|
| DS       | 7   | Differential input select<br>0 – LINPUT1-RINPUT1 (default)<br>1 – LINPUT2-RINPUT2                               |
| MONOMIX  | 4:3 | 00 – stereo (default)<br>01 – analog mono mix to left ADC<br>10 – analog mono mix to right ADC<br>11 – reserved |
| TRI      | 2   | 0 – ASDOUT is ADC normal output (default)<br>1 – ASDOUT tri-stated, ALRCK, DLRCK and SCLK are inputs            |
| OC[1:0]  | 1:0 | 00 – over current setting (default)   |

### 6.2.4 Register 12 – ADC Control 4, Default 0000 0000

| Bit Name  | Bit | Description   |
|-----------|-----|---|
| DATSEL    | 7:6 | 00 – left data = left ADC, right data = right ADC<br>01 – left data = left ADC, right data = left ADC<br>10 – left data = right ADC, right data = right ADC<br>11 – left data = right ADC, right data = left ADC  |
| ADCLRP    | 5   | I2S, left justified or right justified mode:<br>0 – left and right normal polarity<br>1 – left and right inverted polarity<br>DSP/PCM mode:<br>0 – MSB is available on 2nd BCLK rising edge after ALRCK rising edge<br>1 – MSB is available on 1st BCLK rising edge after ALRCK rising edge |
| ADCWL     | 4:2 | 000 – 24-bit serial audio data word length<br>001 – 20-bit serial audio data word length<br>010 – 18-bit serial audio data word length<br>011 – 16-bit serial audio data word length<br>100 – 32-bit serial audio data word length  |
| ADCFORMAT | 1:0 | 00 – I2S serial audio data format<br>01 – left justify serial audio data format<br>10 – right justify serial audio data format<br>11 – DSP/PCM mode serial audio data format  |

### 6.2.5 Register 13 – ADC Control 5, Default 0000 0110

| Bit Name | Bit | Description |
|----------|-----|-------------|
|----------|-----|-------------|

|                       |              |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
|-----------------------|--------------|--|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-----------------------|-------------|--------------|-------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--|------------------|--|
| ADCsMode              | 5            | 0 – single speed mode (default)<br>1 – double speed mode   |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| ADCsRatio             | 4:0          | Master mode ADC MCLK to sampling frequency ratio<br><table border="0" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">00000 – 128</td> <td style="width: 50%;">10000 – 125</td> </tr> <tr> <td>00001 – 192</td> <td>10001 – 136</td> </tr> <tr> <td>00010 – 256</td> <td>10010 – 250</td> </tr> <tr> <td>00011 – 384</td> <td>10011 – 272</td> </tr> <tr> <td>00100 – 512</td> <td>10100 – 375</td> </tr> <tr> <td>00101 – 576</td> <td>10101 – 500</td> </tr> <tr> <td>00110 – 768 (default)</td> <td>10110 – 544</td> </tr> <tr> <td>00111 – 1024</td> <td>10111 – 750</td> </tr> <tr> <td>01000 – 1152</td> <td>11000 – 1000</td> </tr> <tr> <td>01001 – 1408</td> <td>11001 – 1088</td> </tr> <tr> <td>01010 – 1536</td> <td>11010 – 1496</td> </tr> <tr> <td>01011 – 2112</td> <td>11011 – 1500</td> </tr> <tr> <td>01100 – 2304</td> <td></td> </tr> <tr> <td>Other – reserved</td> <td></td> </tr> </table> | 00000 – 128 | 10000 – 125 | 00001 – 192 | 10001 – 136 | 00010 – 256 | 10010 – 250 | 00011 – 384 | 10011 – 272 | 00100 – 512 | 10100 – 375 | 00101 – 576 | 10101 – 500 | 00110 – 768 (default) | 10110 – 544 | 00111 – 1024 | 10111 – 750 | 01000 – 1152 | 11000 – 1000 | 01001 – 1408 | 11001 – 1088 | 01010 – 1536 | 11010 – 1496 | 01011 – 2112 | 11011 – 1500 | 01100 – 2304 |  | Other – reserved |  |
| 00000 – 128           | 10000 – 125  |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 00001 – 192           | 10001 – 136  |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 00010 – 256           | 10010 – 250  |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 00011 – 384           | 10011 – 272  |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 00100 – 512           | 10100 – 375  |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 00101 – 576           | 10101 – 500  |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 00110 – 768 (default) | 10110 – 544  |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 00111 – 1024          | 10111 – 750  |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 01000 – 1152          | 11000 – 1000 |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 01001 – 1408          | 11001 – 1088 |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 01010 – 1536          | 11010 – 1496 |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 01011 – 2112          | 11011 – 1500 |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| 01100 – 2304          |              |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |
| Other – reserved      |              |  |             |             |             |             |             |             |             |             |             |             |             |             |                       |             |              |             |              |              |              |              |              |              |              |              |              |  |                  |  |

### 6.2.6 Register 14 – ADC Control 6, Default 0011 0000

| Bit Name  | Bit | Description   |
|-----------|-----|---|
| ADC_invL  | 7   | 0 – normal (default)<br>1 – left channel polarity inverted  |
| ADC_invR  | 6   | 0 – normal (default)<br>1 – right channel polarity inverted   |
| ADC_HPF_L | 5   | 0 – disable ADC left channel high pass filter<br>1 – enable ADC left channel high pass filter (default)   |
| ADC_HPF_R | 4   | 0 – disable ADC right channel high pass filter<br>1 – enable ADC right channel high pass filter (default) |

### 6.2.7 Register 15 – ADC Control 7, Default 0011 0000

| Bit Name    | Bit | Description  |
|-------------|-----|--|
| ADCRampRate | 7:6 | 00 – 0.5 dB per 4 LRCK digital volume control ramp rate (default)<br>01 – 0.5 dB per 8 LRCK digital volume control ramp rate<br>10 – 0.5 dB per 16 LRCK digital volume control ramp rate<br>11 – 0.5 dB per 32 LRCK digital volume control ramp rate |
| ADCSoftRamp | 5   | 0 – disabled digital volume control soft ramp<br>1 – enabled digital volume control soft ramp (default)  |
| ADCZeroCrs  | 4   | 0 – disabled digital volume control change at zero cross<br>1 – enabled digital volume control change at zero cross (default)  |
| ADCLeR      | 3   | 0 – normal (default)<br>1 – both channel gain control is set by ADC left gain control register   |
| ADCMute     | 2   | 0 – normal (default)<br>1 – mute ADC digital output  |

**6.2.8 Register 16 – ADC Control 8, Default 1100 0000**

| Bit Name | Bit | Description   |
|----------|-----|---|
| LADCVOL  | 7:0 | Digital volume control attenuates the signal in 0.5 dB incremental from 0 to -96 dB.<br>00000000 – 0 dB<br>00000001 – -0.5 dB<br>00000010 – -1 dB<br>...<br>11000000 – -96 dB (default) |

**6.2.9 Register 17 – ADC Control 9, Default 1100 0000**

| Bit Name | Bit | Description   |
|----------|-----|---|
| RADCVOL  | 7:0 | Digital volume control attenuates the signal in 0.5 dB incremental from 0 to -96 dB.<br>00000000 – 0 dB<br>00000001 – -0.5 dB<br>00000010 – -1 dB<br>...<br>11000000 – -96 dB (default) |

**6.2.10 Register 18 – ADC Control 10, Default 0011 1000**

| Bit Name | Bit | Description  |
|----------|-----|--|
| ALCSEL   | 7:6 | 00 – ALC off<br>01 – ALC right channel only<br>10 – ALC left channel only<br>11 – ALC stereo   |
| MAXGAIN  | 5:3 | Set maximum gain of PGA<br>000 – -6.5 dB<br>001 – -0.5 dB<br>010 – 5.5 dB<br>011 – 11.5 dB<br>100 – 17.5 dB<br>101 – 23.5 dB<br>110 – 29.5 dB<br>111 – 35.5 dB |
| MINGAIN  | 2:0 | Set minimum gain of PGA<br>000 – -12 dB<br>001 – -6 dB<br>010 – 0 dB<br>011 – +6 dB<br>100 – +12 dB<br>101 – +18 dB<br>110 – +24 dB<br>111 – +30 dB            |



**6.2.11 Register 19 – ADC Control 11, Default 1011 0000**

| Bit Name | Bit | Description  |
|----------|-----|--|
| ALCLVL   | 7:4 | ALC target<br>0000 – –22.5dBFS<br>0001 – –21.0dBFS<br>.....<br>1100 – –4.5dBFS<br>1101 – –3dBFS<br>1110 – –1.5dBFS<br>1111 – –1.5dBFS                                    |
| ALCHLD   | 3:0 | ALC hold time before gain is increased<br>0000 – 0ms<br>0001 – 2.67ms<br>0010 – 5.33ms<br>..... (time doubles with every step)<br>1001 – 0.68s<br>1010 or higher – 1.36s |

**6.2.12 Register 20 – ADC Control 12, Default 0011 0010**

| Bit Name | Bit | Description   |
|----------|-----|---|
| ALCDCY   | 7:4 | ALC decay (gain ramp up) time, ALC mode/limiter mode:<br>0000 – 410 us/90.8 us<br>0001 – 820 us/182us<br>0010 – 1.64 ms/363us<br>..... (time doubles with every step)<br>1001 – 210 ms/46.5 ms<br>1010 or higher – 420 ms/93 ms         |
| ALCATK   | 3:0 | ALC attack (gain ramp down) time, ALC mode/limiter mode:<br>0000 – 104 us/22.7 us<br>0001 – 208 us/45.4 us<br>0010 – 416 us/90.8 us<br>..... (time doubles with very step)<br>1001 – 53.2 ms/11.6 ms<br>1010 or higher – 106 ms/23.2 ms |

**6.2.13 Register 21 – ADC Control 13, Default 0000 0110**

| Bit Name | Bit | Description  |
|----------|-----|--|
| ALCMODE  | 7   | Determines the ALC mode of operation:<br>0 – ALC mode (Normal Operation)<br>1 – Limiter mode.  |
| ALCZC    | 6   | ALC uses zero cross detection circuit.<br>0 – disable (recommended)<br>1 – enable  |
| TIME_OUT | 5   | Zero Cross time out<br>0 – disable (default)<br>1 – enable   |
| WIN_SIZE | 4:0 | Windows size for peak detector, set the window size to N*16 samples<br>00110 – 96 samples (default)<br>00111 – 102 samples<br>.....<br>11111 – 496 samples |

**6.2.14 Register 22 – ADC Control 14, Default 0000 0000**

| Bit Name | Bit | Description   |
|----------|-----|---|
| NGTH     | 7:3 | Noise gate threshold<br>00000 – -76.5 dBFS<br>00001 – -75 dBFS<br>.....<br>11110 – -31.5 dBFS<br>11111 – -30 dBFS |
| NGG      | 2:1 | Noise gate type<br>x0 – PGA gain held constant<br>01 – mute ADC output<br>11 – reserved                           |
| NGAT     | 0   | Noise gate function enable<br>0 – disable<br>1 – enable   |

**6.2.15 Register 43 – ADC Control 15, Default 0011 1000**

| Bit Name    | Bit | Description  |
|-------------|-----|--|
| slrck       | 7   | 0 – DACLRC and ADCLRC separate (default)<br>1 – DACLRC and ADCLRC same           |
| lrck_sel    | 6   | Master mode, if slrck = 1 then<br>0 – use DAC LRCK (default)<br>1 – use ADC LRCK |
| adc_dll_pwd | 3   | 0 – normal (default)<br>1 – ADC DLL power down                                   |

## 7 Digital Audio Interface

The device provides four formats of serial audio data interface for the output from the ADC through LRCK, SCLK and SDOUT pins. The four formats are I<sup>2</sup>S, left justified, right justified and DSP/PCM mode. ADC data is out on ASDOUT and changes on the falling edge of ASCLK. The relationship of SDATA (SDOUT), SCLK and LRCK with the three formats is shown through Figure 3 to Figure 7.




Figure 3 I<sup>2</sup>S Serial Audio Data Format Up To 24-bit




Figure 4 Left Justified Serial Audio Data Format Up To 24-bit




Figure 5 Right Justified Serial Audio Data Format Up To 24-bit




Figure 6 DSP/PCM Mode A




Figure 7 DSP/PCM Mode B

## 8 ELECTRICAL CHARACTERISTICS

### 8.1 Absolute Maximum Ratings

Continuous operation at or beyond these conditions may permanently damage the device.

| PARAMETER                    | MIN       | MAX       |
|------------------------------|-----------|-----------|
| Analog Supply Voltage Level  | -0.3V     | +5.0V     |
| Digital Supply Voltage Level | -0.3V     | +5.0V     |
| Input Voltage range          | DGND-0.3V | DVDD+0.3V |
| Operating Temperature Range  | -40°C     | +85°C     |
| Storage Temperature          | -65°C     | +150°C    |

### 8.2 Recommended Operating Conditions

| PARAMETER                    | MIN | TYP | MAX | UNIT |
|------------------------------|-----|-----|-----|------|
| Analog Supply Voltage Level  | 1.7 | 3.3 | 3.6 | V    |
| Digital Supply Voltage Level | 1.5 | 1.8 | 3.6 | V    |

### 8.3 ADC Analog and Filter Characteristics and Specifications

Test conditions are as the following unless otherwise specify:

AVDD=+3.3V, DVDD=+1.8V, AGND=0V, DGND=0V, Ambient

temperature=+25°C, Fs=48 KHz, 96 KHz or 192 KHz, MCLK/LRCK=256.

| PARAMETER                                       | MIN | TYP | MAX    | UNIT |
|---|-----|-----|--------|------|
| <i>ADC Performance</i>                          |     |     |        |      |
| Dynamic Range (Note 1)                          | 85  | 95  | 98     | dB   |
| THD+N   | -88 | -85 | -75    | dB   |
| Channel Separation (1KHz)                       | 80  | 85  | 90     | dB   |
| Signal to Noise ratio                           | 85  | 95  | 98     | dB   |
| Interchannel Gain Mismatch                      |     | 0.1 |        | dB   |
| Gain Error                                      |     |     | ±5     | %    |
| <i>Filter Frequency Response – Single Speed</i> |     |     |        |      |
| Passband  | 0   |     | 0.4535 | Fs   |

|   |        |          |             |                  |
|---|--------|----------|-------------|------------------|
| Stopband  | 0.5465 |          |             | Fs               |
| Passband Ripple                                 |        |          | $\pm 0.05$  | dB               |
| Stopband Attenuation                            | 50     |          |             | dB               |
| <i>Filter Frequency Response – Double Speed</i> |        |          |             |                  |
| Passband  | 0      |          | 0.4167      | Fs               |
| Stopband  | 0.5833 |          |             | Fs               |
| Passband Ripple                                 |        |          | $\pm 0.005$ | dB               |
| Stopband Attenuation                            | 50     |          |             | dB               |
| <i>Analog Input</i>                             |        |          |             |                  |
| Full Scale Input Level                          |        | AVDD/3.3 |             | V <sub>rms</sub> |
| Input Impedance                                 |        | 20       |             | K $\Omega$       |

Note

1. The value is measured used A-weighted filter.

#### 8.4 Power Consumption Characteristics

| PARAMETER                                  | MIN | TYP | MAX | UNIT |
|--|-----|-----|-----|------|
| <i>Normal Operation Mode</i>               |     |     |     |      |
| DVDD=1.8V, PVDD=1.8V, AVDD=1.8V:<br>Record |     | 9   |     | mW   |
| DVDD=3.3V, PVDD=3.3V, AVDD=3.3V:<br>Record |     | 30  |     |      |
| <i>Power Down Mode</i>                     |     |     |     |      |
| DVDD=1.8V, PVDD=1.8V, AVDD=1.8V            |     | 0.3 |     | mW   |
| DVDD=3.3V, PVDD=3.3V, AVDD=3.3V            |     | 1.9 |     |      |

#### 8.5 Serial Audio Port Switching Specifications

| PARAMETER                            | Symbol             | MIN  | MAX  | UNIT |
|--------------------------------------|--------------------|------|------|------|
| MCLK frequency                       |                    |      | 51.2 | MHz  |
| MCLK duty cycle                      |                    | 40   | 60   | %    |
| LRCK frequency                       |                    |      | 200  | KHz  |
| LRCK duty cycle                      |                    | 40   | 60   | %    |
| SCLK frequency                       |                    |      | 26   | MHz  |
| SCLK pulse width low                 | T <sub>SCLKL</sub> | 15   |      | ns   |
| SCLK Pulse width high                | T <sub>SCLKH</sub> | 15   |      | ns   |
| SCLK falling to LRCK edge            | T <sub>SLR</sub>   | - 10 | 10   | ns   |
| SCLK falling to SDOUT valid          | T <sub>SDO</sub>   | 0    |      | ns   |
| SDIN valid to SCLK rising setup time | T <sub>SDIS</sub>  | 10   |      | ns   |
| SCLK rising to SDIN hold time        | T <sub>SDIH</sub>  | 10   |      | ns   |




Figure 8 Serial Audio Port Timing

### 8.6 Serial Control Port Switching Specifications

| PARAMETER   | Symbol      | MIN | MAX | UNIT |
|---|-------------|-----|-----|------|
| <i>SPI Mode</i>                                     |             |     |     |      |
| SPI_CLK clock frequency                             |             |     | 10  | MHz  |
| SPI_CLK edge to SPI_CS <sub>n</sub> falling         | $T_{SPICS}$ | 5   |     | ns   |
| SPI_CS <sub>n</sub> High Time Between transmissions | $T_{SPISH}$ | 500 |     | ns   |
| SPI_CS <sub>n</sub> falling to SPI_CLK edge         | $T_{SPISC}$ | 10  |     | ns   |
| SPI_CLK low time                                    | $T_{SPICL}$ | 45  |     | ns   |
| SPI_CLK high time                                   | $T_{SPICH}$ | 45  |     | ns   |
| SPI_DIN to SPI_CLK rising setup time                | $T_{SPIDS}$ | 10  |     | ns   |
| SPI_CLK rising to DATA hold time                    | $T_{SPIDH}$ | 15  |     | ns   |
| <i>2-wire Mode</i>                                  |             |     |     |      |
| SCL Clock Frequency                                 | $F_{SCL}$   |     | 100 | KHz  |
| Bus Free Time Between Transmissions                 | $T_{TWID}$  | 4.7 |     | us   |
| Start Condition Hold Time                           | $T_{TWSTH}$ | 4.0 |     | us   |
| Clock Low time                                      | $T_{TWCL}$  | 4.0 |     | us   |
| Clock High Time                                     | $T_{TWCH}$  | 4.0 |     | us   |
| Setup Time for Repeated Start Condition             | $T_{TWSTS}$ | 4.7 |     | us   |
| SDA Hold Time from SCL Falling                      | $T_{TWDH}$  | 0.1 |     | us   |
| SDA Setup time to SCL Rising                        | $T_{TWDS}$  | 100 |     | ns   |
| Rise Time of SCL                                    | $T_{TWR}$   |     | 25  | us   |
| Fall Time SCL                                       | $T_{TWF}$   |     | 25  | ns   |




Figure 9 Serial Control Port SPI Timing






Figure 10 Serial Control Port 2-wire Timing

## 9 PACKAGE INFORMATION


QFNWB4×4-28L-A(P0.45T0.75/0.85)PACKAGE OUTLINE DIMENSIONS



TOP VIEW



BOTTOM VIEW



SIDE VIEW

| Symbol | Dimensions In Millimeters |             | Dimensions In Inches |             |
|--------|---------------------------|-------------|----------------------|-------------|
|        | Min.                      | Max.        | Min.                 | Max.        |
| A      | 0.700/0.800               | 0.800/0.900 | 0.028/0.031          | 0.031/0.035 |
| A1     | 0.000                     | 0.050       | 0.000                | 0.002       |
| A3     | 0.203REF.                 |             | 0.008REF.            |             |
| D      | 3.924                     | 4.076       | 0.154                | 0.160       |
| E      | 3.924                     | 4.076       | 0.154                | 0.160       |
| E1     | 2.500                     | 2.700       | 0.098                | 0.106       |
| D1     | 2.500                     | 2.700       | 0.098                | 0.106       |
| k      | 0.200MIN                  |             | 0.008MIN             |             |
| b      | 0.180                     | 0.280       | 0.007                | 0.011       |
| e      | 0.450TYP.                 |             | 0.018TYP.            |             |
| L      | 0.274                     | 0.426       | 0.011                | 0.017       |



## 10 CORPORATION INFORMATION

Everest Semiconductor Co., Ltd.

苏州工业园区机场路 328 号，国际科技园区科技广场 6A，邮编 215028

Email: [info@everest-semi.com](mailto:info@everest-semi.com)