# ANALOG Integrated Power Solution with Quad Buck <br> DEVICES 

## Preliminary Technical Data

## FEATURES

Wide input voltage range: 4.5 V to 15.0 V $\pm 1.5 \%$ output accuracy over full temperature range $\mathbf{2 5 0} \mathbf{~ k H z}$ to $\mathbf{1 . 4} \mathbf{~ M H z}$ adjustable switching frequency Adjustable/fixed output options via factory fuse

## Power regulation

Channel 1 and Channel 2: programmable 1.2 A/2.5 A/4 A sync buck regulators with low-side FET driver
Channel 3 and Channel 4: 1.2 A sync buck regulators
Single 8 A output (Channel 1 and Channel 2 operated in parallel)
Precision enable with 0.8 V accurate threshold
Active output discharge switch
FPWM or automatic PWM/PSM selection Frequency synchronization input or output
Optional latch-off protection on OVP/OCP failure
Power-good flag on selected channels
UVLO, OCP, and TSD protection
Open-drain processor reset with external adjustable threshold monitoring
Watchdog refresh input
Manual reset input

## APPLICATIONS

Small cell base stations
FPGA and processor applications
Security and surveillance
Medical applications

## GENERAL DESCRIPTION

The ADP5053 combines four high performance buck regulators, supervisory, watchdog, and manual reset in a 48-lead LFCSP package that meets demanding performance and board space requirements. The device enables direct connection to high input voltages up to 15.0 V with no preregulators.

Channel 1 and Channel 2 integrate high-side power MOSFET and low-side MOSFET drivers. External NFETs can be used in low-side power devices to achieve an efficiency optimized solution and deliver a programmable output current of $1.2 \mathrm{~A}, 2.5 \mathrm{~A}$, or 4 A . Combining Channel 1 and Channel 2 in a parallel configuration can provide a single output with up to 8 A of current.

Channel 3 and Channel 4 integrate both high-side and low-side MOSFETs to deliver an output current of 1.2 A .


Figure 1.

The switching frequency of the ADP5053 can be programmed or synchronized to an external clock. The ADP5053 contains a precision enable pin on each channel for easy power-up sequencing or adjustable UVLO threshold.

The ADP5053 contains supervisory circuits that monitor voltage level. The watchdog timer can generate a reset if the WDI is not toggled within a preset timeout period. Processor reset mode or system power on/off switch mode can be selected for manual reset functionality.

Table 1. Family Models

| Model | Channels | $\mathbf{I}^{2} \mathbf{C}$ | Package |
| :--- | :--- | :--- | :--- |
| ADP5050 | Four buck, one LDO | Yes | 48-Lead LFCSP |
| ADP5051 | Four buck, supervisory | Yes | 48-Lead LFCSP |
| ADP5052 | Four buck, one LDO | No | 48-Lead LFCSP |
| ADP5053 | Four buck, supervisory | No | 48-Lead LFCSP |

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Typical Application Circuit ..... 1
General Description ..... 1
Revision History Error! Bookmark not defined.
Detailed Functional Block Diagram ..... 3
Specifications ..... 4
Buck Regulator Specifications .....  .5
Supervisory Specifications .....  7
Absolute Maximum Ratings ..... 8
Thermal Resistance ..... 8
ESD Caution .....  8
Pin Configuration and Function Descriptions ..... 9
Typical Performance Characteristics ..... 11
Theory of Operation ..... 16
Buck Regulator Operational Modes ..... 16
Adjustable and Fixed Output Voltages ..... 16
Internal Regulators (VREG and VDD) ..... 16
Separate Supply Applications. ..... 17
Low-Side Device Selection ..... 17
Bootstrap Circuitry ..... 17
Active Output Discharge Switch ..... 17
Precision Enabling ..... 17
Oscillator ..... 17
Synchronization Input/Output. ..... 18
Soft Start ..... 18
Parallel Operation ..... 19
Startup with Precharged Output ..... 19
Current Limit Protection ..... 20
Frequency Foldback ..... 20
Hiccup Protection ..... 20
Latch-Off Protection. ..... 20
Undervoltage Lockout (UVLO) ..... 21
Power-Good Function. ..... 21
Thermal Shutdown ..... 21
Supervisory ..... 21
Applications Information ..... 24
ADIsimPower Design Tool ..... 24
Programming the Adjustable Output Voltage ..... 24
Voltage Conversion Limitations ..... 24
Current Limit Setting ..... 24
Soft Start Setting ..... 25
Inductor Selection. ..... 25
Output Capacitor Selection ..... 25
Input Capacitor Selection ..... 26
Low-Side Power Device Selection ..... 26
Programming the UVLO Input ..... 26
Compensation Components Design ..... 27
Power Dissipation ..... 27
Junction Temperature. ..... 28
Design Example ..... 30
Setting the Switching Frequency ..... 30
Setting the Output Voltage ..... 30
Setting the Current Limit. ..... 30
Selecting the Inductor ..... 30
Selecting the Output Capacitor. ..... 31
Selecting the Low-Side MOSFET ..... 31
Designing the Compensation Network ..... 31
Selecting the Soft Start Time ..... 31
Selecting the Input Capacitor. ..... 31
Recommended External Components ..... 32
Circuit Board Layout Recommendations ..... 34
Typical Application Circuits ..... 35
Factory Programmable Options ..... 38
Factory Default Options ..... 39
Outline Dimensions ..... 40
Ordering Guide ..... 40

## DETAILED FUNCTIONAL BLOCK DIAGRAM



Figure 2. Detailed Functional Block Diagram

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\text {VREG }}=5.1 \mathrm{~V}, \mathrm{~T}_{\mathrm{I}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum and maximum specifications, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY VOLTAGE RANGE | $\mathrm{V}_{\text {IN }}$ | 4.5 |  | 15.0 | V | PVIN1, PVIN2, PVIN3, PVIN4 pins |
| QUIESCENT CURRENT Operating Quiescent Current | lo ISHDN |  | $\begin{aligned} & 4.8 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.35 \\ & 65 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ | PVIN1, PVIN2, PVIN3, PVIN4 pins No switching, all ENx pins high All ENx pins low |
| UNDERVOLTAGE LOCKOUT <br> Threshold <br> Rising <br> Falling <br> Hysteresis | UVLO <br> Vuvio-RIING <br> Vuviofaling <br> $V_{\text {HYS }}$ | 3.6 | $\begin{aligned} & 4.2 \\ & 3.78 \\ & 0.42 \end{aligned}$ | 4.36 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | PVIN1, PVIN2, PVIN3, PVIN4 pins |
| OSCILLATOR CIRCUIT <br> Switching Frequency Range <br> SYNC Input Input Clock Range Input Clock Pulse Width Minimum On Time Minimum Off Time Input Clock High Voltage Input Clock Low Voltage SYNC Output Clock Frequency Positive Pulse Duty Cycle Rise or Fall Time High Level Voltage | fsw <br> $\mathrm{f}_{\text {SYNC }}$ <br> tsync_min_on <br> tsync_min_off <br> $\mathrm{V}_{\mathrm{H} \text { (SYNC) }}$ <br> $\mathrm{V}_{\mathrm{L}(\mathrm{SYNC})}$ <br> fcık <br> tCLK_PuLSE_DUTY <br> tclk_RISE_FALL <br> $\mathrm{V}_{\mathrm{H} \text { (SYNC_OUT) }}$ | $\begin{aligned} & 700 \\ & 250 \\ & 250 \\ & \\ & 100 \\ & 100 \\ & 1.3 \end{aligned}$ | $\mathrm{f}_{\mathrm{sw}}$ <br> 50 <br> 10 <br> VVreg | $\begin{aligned} & 780 \\ & 1400 \\ & 1400 \\ & \\ & 0.4 \end{aligned}$ | kHz <br> kHz <br> kHz <br> ns <br> ns <br> V <br> V <br> kHz <br> \% <br> ns <br> V | $\mathrm{RT}=25.5 \mathrm{k} \Omega$ |
| PRECISION ENABLING <br> High Level Threshold Low Level Threshold Pull-Down Resistor | $\mathrm{V}_{\text {TH_H (EN) }}$ <br> $\mathrm{V}_{\text {TH_L }}$ (EN) <br> Rpull-down (En) | 0.688 | $\begin{aligned} & 0.806 \\ & 0.725 \\ & 1.0 \end{aligned}$ | 0.832 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{M} \Omega \end{aligned}$ | EN1, EN2, EN3, EN4 pins |
| POWER GOOD <br> Internal Power-Good <br> Rising Threshold <br> Hysteresis <br> Falling Delay <br> Rising Delay for PWRGD Pin <br> Leakage Current for PWRGD Pin <br> Output Low Voltage for PWRGD Pin | $V_{\text {PWRGD (RISE) }}$ <br> $V_{\text {PWRGD (HYS) }}$ <br> tpwrgd_fall <br> tpwrgd_pin_rise <br> Ipwrgd_leakage <br> VPWRGD_Low | 86.3 | 90.5 3.3 50 1 0.1 50 | 95 <br> 1 <br> 100 | \% \% <br> $\mu \mathrm{s}$ <br> ms <br> $\mu \mathrm{A}$ <br> mV | $\mathrm{I}_{\text {PWRGD }}=1 \mathrm{~mA}$ |
| INTERNAL REGULATORS <br> VDD <br> Output Voltage <br> Current Limit <br> VREG <br> Output Voltage <br> Dropout Voltage <br> Current Limit | VVDD Llim_vod <br> VVREG <br> $V_{\text {Dropout }}$ <br> lum_veg | 3.2 <br> 20 <br> 4.9 <br> 50 | $\begin{aligned} & 3.305 \\ & 51 \\ & \\ & 5.1 \\ & 225 \\ & 95 \end{aligned}$ | 3.4 80 <br> 5.3 <br> 140 | V <br> mA <br> V <br> mV <br> mA | $I_{V D D}=10 \mathrm{~mA}$ $\mathrm{I}_{\mathrm{VREG}}=50 \mathrm{~mA}$ |
| THERMALSHUTDOWN |  | rB\| Page |  |  |  |  |


| Parameter | Symbol | Min | Typ $\quad$ Max | Unit | Test Conditions/Comments |
| :---: | :--- | :--- | :--- | :--- | :--- |
| Threshold | $\mathrm{T}_{\text {SHDN }}$ | 150 |  | ${ }^{\circ} \mathrm{C}$ |  |
| Hysteresis | THYS |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

## BUCK REGULATOR SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {VREG }}=5.1 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=600 \mathrm{kHz}$ for all channels, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum and maximum specifications, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted.

Table 3.


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-Side Driver, DL2 Pin <br> Rising Time <br> Falling Time <br> Sourcing Resistor <br> Sinking Resistor <br> Error Amplifier (EA), COMP2 Pin <br> EA Transconductance <br> Soft Start <br> Soft Start Time <br> Programmable Soft Start Range <br> Hiccup Time <br> Cout Discharge Switch On Resistance | $\mathrm{t}_{\text {RIIING2 }}$ <br> $\mathrm{t}_{\text {FALLING2 }}$ <br> tsourcing2 <br> tsINKING2 <br> $g_{m 2}$ <br> $\mathrm{t}_{\mathrm{s} 2}$ <br> thiccup2 <br> RDIS2 | $310$ $2.0$ | $\begin{aligned} & 20 \\ & 3.4 \\ & 10 \\ & 0.95 \\ & \\ & 470 \\ & \\ & 2.0 \\ & \\ & 7 \times \mathrm{t}_{\mathrm{ss} 2} \\ & 250 \\ & \hline \end{aligned}$ | 620 8.0 | ns ns <br> $\Omega$ <br> $\Omega$ <br> $\mu S$ <br> ms <br> ms <br> ms <br> $\Omega$ | $\begin{aligned} & C_{15 s}=1.2 \mathrm{nF} \\ & \mathrm{C}_{15 s}=1.2 \mathrm{nF} \end{aligned}$ <br> SS12 connected to VREG |
| CHANNEL 3 SYNC BUCK REGULATOR <br> FB3 Pin <br> Fixed Output Options <br> Adjustable Feedback Voltage <br> Feedback Voltage Accuracy <br> Feedback Bias Current <br> SW3 Pin <br> High-Side Power FET On Resistance <br> Low-Side Power FET On Resistance <br> Current Limit Threshold <br> Minimum On Time <br> Minimum Off Time <br> Error Amplifier (EA), COMP3 Pin <br> EATransconductance <br> Soft Start <br> Soft Start Time <br> Programmable Soft Start Range <br> Hiccup Time <br> Cout Discharge Switch On Resistance | Vout3 <br> $V_{\text {FB3 }}$ <br> $V_{\text {FB3 (DEFAULT) }}$ <br> Ifb3 <br> RDSON (3H) <br> Rdson (3L) <br> ITH (LILM3) $^{\text {(LI }}$ <br> $\mathrm{t}_{\mathrm{MIN} \text { _On3 }}$ <br> $\mathrm{t}_{\mathrm{min} \text { _OFF3 }}$ <br> $g_{m 3}$ <br> tss3 <br> thiccup3 <br> RDIS3 | 1.20 <br> $-0.55$ <br> $-1.25$ <br> -1.5 <br> 1.7 <br> 310 <br> 2.0 | 0.800 <br> 225 <br> 150 <br> 2.2 <br> 90 <br> $1 / 9 \times \mathrm{tsw}$ <br> 470 <br> 2.0 <br> $7 \times$ tss3 <br> 250 | $\begin{aligned} & 1.80 \\ & +0.55 \\ & +1.0 \\ & +1.5 \\ & 0.1 \\ & \\ & \\ & 2.55 \\ & 120 \\ & \\ & 620 \\ & 8.0 \end{aligned}$ | V <br> V <br> \% <br> \% <br> \% <br> $\mu \mathrm{A}$ <br> $\mathrm{m} \Omega$ <br> $\mathrm{m} \Omega$ <br> A <br> ns <br> ns <br> $\mu S$ <br> ms <br> ms <br> ms <br> $\Omega$ | Fuse trim $\begin{aligned} & \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C} \end{aligned}$ <br> Adjustable voltage <br> Pin-to-pin measurement <br> Pin-to-pin measurement $\begin{aligned} & \mathrm{f}_{\mathrm{sw}}=250 \mathrm{kHz} \text { to } 1.4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{sw}}=250 \mathrm{kHz} \text { to } 1.4 \mathrm{MHz} \end{aligned}$ <br> SS34 connected to VREG |
| CHANNEL 4 SYNC BUCK REGULATOR FB4 Pin <br> Fixed Output Options <br> Adjustable Feedback Voltage <br> Feedback Voltage Accuracy <br> Feedback Bias Current SW4 Pin <br> High-Side Power FET On Resistance <br> Low-Side Power FET On Resistance <br> Current Limit Threshold <br> Minimum On Time <br> Minimum Off Time <br> Error Amplifier (EA), COMP4 Pin EATransconductance <br> Soft Start | Vouta <br> $\mathrm{V}_{\text {FB4 }}$ <br> $V_{\text {FB4 (DEFAULT) }}$ <br> $\mathrm{I}_{\text {FB4 }}$ <br> Rdson (4H) <br> RDSON (4L) <br> $\mathrm{I}_{\text {TH (LIM }}$ ) <br> tmin_on4 <br> $\mathrm{t}_{\text {MIN_OFF4 }}$ <br> $g_{m 4}$ | $\begin{aligned} & 2.5 \\ & -0.55 \\ & -1.25 \\ & -1.5 \end{aligned}$ $1.7$ | 0.800 <br> 225 <br> 150 <br> 2.2 <br> 90 <br> $1 / 9 \times \mathrm{t}_{\text {sw }}$ <br> 470 | $\begin{aligned} & 5.5 \\ & +0.55 \\ & +1.0 \\ & +1.5 \\ & 0.1 \\ & \\ & 2.55 \\ & 120 \\ & 620 \end{aligned}$ | V <br> V <br> \% <br> \% <br> \% <br> $\mu \mathrm{A}$ <br> $m \Omega$ <br> $\mathrm{m} \Omega$ <br> A <br> ns <br> ns <br> $\mu S$ | Fuse trim $\begin{aligned} & \mathrm{T}_{\jmath}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\jmath} \leq 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\jmath} \leq+125^{\circ} \mathrm{C} \end{aligned}$ <br> Pin-to-pin measurement <br> Pin-to-pin measurement $\begin{aligned} & \mathrm{f}_{\mathrm{sw}}=250 \mathrm{kHz} \text { to } 1.4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{sw}}=250 \mathrm{kHz} \text { to } 1.4 \mathrm{MHz} \end{aligned}$ |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Soft Start Time | $\mathrm{t}_{554}$ |  | 2.0 |  | ms | SS34 connected to VREG |
| $\quad$ Programmable Soft Start Range |  | 2.0 |  | 8.0 | ms |  |
| Hiccup Time | $\mathrm{t}_{\text {IICCuP4 }}$ |  | $7 \times \mathrm{t}_{554}$ |  | ms |  |
| Cout Discharge Switch On Resistance | Rol54 |  | 250 |  | $\Omega$ |  |

## SUPERVISORY SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {VReG }}=5.1 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum and maximum specifications, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted.

Table 4.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| THRESHOLD VOLTAGE ( $\mathrm{V}_{\text {TH }}$ ) | 0.494 | 0.500 | 0.505 | V |  |
| RESETTIMEOUT PERIOD ( $\mathrm{t}_{\mathrm{RP}}$ ) |  |  |  |  |  |
| Option 0 | 1.05 | 1.4 | 1.97 | ms |  |
| Option 1 | 21 | 28 | 38 | ms |  |
| Option 2 | 160 | 200 | 260 | ms |  |
| Option 3 | 1.15 | 1.6 | 2.17 | sec |  |
| VCC TO RESET DELAY (trd) |  | 80 |  | $\mu \mathrm{s}$ | VTH falling at $1 \mathrm{mV} / \mu \mathrm{s}$ |
| WATCHDOG INPUT |  |  |  |  |  |
| Watchdog Timeout Period (two |  |  |  |  |  |
| Option 0 | 4.8 | 6.3 | 8 | ms |  |
| Option 1 | 79 | 102 | 135 | ms |  |
| Option 2 | 1.14 | 1.6 | 2.15 | sec |  |
| Option 3 |  | 25.6 |  | sec |  |
| WDI Pulse Width | 80 |  |  | ns |  |
| WDI Input Threshold | 0.4 |  | 1.2 | V |  |
| WDI Input Current (Source) | 8.5 | 14 | 18.5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {WDI }}=\mathrm{V}_{C C}$, time average |
| WDI Input Current (Sink) | -15 | -22 | -30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{WDI}}=0 \mathrm{~V}$, time average |
| MANUAL RESET INPUT |  |  |  |  |  |
| $\overline{\mathrm{MR}}$ Input Pulse Width | 1 |  |  | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{MR}}$ Glitch Rejection |  | 280 |  | ns |  |
| $\overline{\mathrm{MR}}$ Pull-Up Resistance | 32 | 55 | 80 | $\mathrm{k} \Omega$ |  |
| $\overline{\mathrm{MR}}$ to Reset Delay |  | 310 |  | ns |  |

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :--- | :--- |
| PVIN1 to PGND | -0.3 V to +18 V |
| PVIN2 to PGND | -0.3 V to +18 V |
| PVIN3 to PGND3 | -0.3 V to +18 V |
| PVIN4 to PGND4 | -0.3 V to +18 V |
| SW1 to PGND | -0.3 V to +18 V |
| SW2 to PGND | -0.3 V to +18 V |
| SW3 to PGND3 | -0.3 V to +18 V |
| SW4 to PGND4 | -0.3 V to +18 V |
| PGND to GND | -0.3 V to +0.3 V |
| PGND3 to GND | -0.3 V to +0.3 V |
| PGND4 to GND | -0.3 V to +0.3 V |
| BST1 to SW1 | -0.3 V to +6.5 V |
| BST2 to SW2 | -0.3 V to +6.5 V |
| BST3 to SW3 | -0.3 V to +6.5 V |
| BST4 to SW4 | -0.3 V to +6.5 V |
| DL1 to PGND | -0.3 V to +6.5 V |
| DL2 to PGND | -0.3 V to +6.5 V |
| SS12, SS34 to GND | -0.3 V to +6.5 V |
| EN1, EN2, EN3, EN4 to GND | -0.3 V to +6.5 V |
| VREG to GND | -0.3 V to +6.5 V |
| SYNC/MODE to GND | -0.3 V to +6.5 V |
| WDI, RSTO, VTH to GND | -0.3 V to +6.5 V |
| MR to GND | -0.3 V to +3.6 V |
| RT to GND | -0.3 V to +3.6 V |
| PWRGD to GND | -0.3 V to +6.5 V |
| FB1, FB2, FB3, FB4 to GND 1 |  |
| FB2 to GND 2 | -0.3 V to +3.6 V |
| FB4 to GND 2 | -0.3 V to +6.5 V |
| COMP1, COMP2, COMP3, COMP4 to GND | -0.3 V to +7 V |
| VDD to GND | -0.3 V to +3.6 V |

${ }^{1}$ This rating applies to the adjustable output voltage models of the ADP5053.
${ }^{2}$ This rating applies to the fixed output voltage models of the ADP5053.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{J \mathrm{~A}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\text {JA }}$ | $\boldsymbol{\theta}_{\text {Jc }}$ | Unit |
| :--- | :--- | :--- | :--- |
| 48-Lead LFCSP | 27.87 | 2.99 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD MUST BE CONNECTED AND SOLDERED TO AN EXTERNAL GROUND PLANE.

Figure 3. Pin Configuration

Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | BST3 | High-Side FET Driver Power Supply for Channel 3. |
| 2 | PGND3 | Power Ground for Channel 3. |
| 3 | SW3 | Switching Node Output for Channel 3. |
| 4 | PVIN3 | Power Input for Channel 3. Connect a bypass capacitor between this pin and ground. |
| 5 | WDI | Watchdog Refresh Input from Processor. |
| 6 | VTH | Monitoring Voltage Threshold Programming. |
| 7 | MR | Manual Reset Input, Active Low. |
| 8 | RSTO | Open-Drain Reset Output, Active Low. |
| 9 | PVIN4 | Power Input for Channel 4. Connect a bypass capacitor between this pin and ground. |
| 10 | SW4 | Switching Node Output for Channel 4. |
| 11 | PGND4 | Power Ground for Channel 4. |
| 12 | BST4 | High-Side FET Driver Power Supply for Channel 4. |
| 13 | GND | This pin is for internal test purposes. Connect this pin to ground. |
| 14 | EN4 | Enable Input for Channel 4. An external resistor divider can be used to set the turn-on threshold. |
| 15 | COMP4 | Error Amplifier Output for Channel 4. Connect an RC network from this pin to ground. |
| 16 | FB4 | Feedback Sensing Input for Channel 4. |
| $17,18,19$ | GND | These pins are for internal test purposes. Connect these pins to ground. |
| 20 | PWRGD | Power-Good Signal Output. This open-drain output is the power-good signal for the selected channels. |
| 21 | FB2 | Feedback Sensing Input for Channel 2. |
| 22 | COMP2 | Error Amplifier Output for Channel 2. Connect an RC network from this pin to ground. |
| 23 | EN2 | Enable Input for Channel 2. An external resistor divider can be used to set the turn-on threshold. |
| 24,25 | PVIN2 | Power Input for Channel 2. Connect a bypass capacitor between this pin and ground. |
| 26,27 | SW2 | Switching Node Output for Channel 2. |
| 28 | BST2 | High-Side FET Driver Power Supply for Channel 2. |
| 29 | DL2 | Low-Side FET Gate Driver for Channel 2. Connect a resistor from this pin to ground to program the current limit |
| 30 | threshold for Channel 2. |  |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 31 | DL1 | Low-Side FET Gate Driver for Channel 1. Connect a resistor from this pin to ground to program the current limit threshold for Channel 1. |
| 32 | BST1 | High-Side FET Driver Power Supply for Channel 1. |
| 33, 34 | SW1 | Switching Node Output for Channel 1. |
| 35, 36 | PVIN1 | Power Input for the Internal 5.1 V VREG Linear Regulator and the Channel 1 Buck Regulator. Connect a bypass capacitor between this pin and ground. |
| 37 | EN1 | Enable Input for Channel 1. An external resistor divider can be used to set the turn-on threshold. |
| 38 | SS12 | Connect a resistor divider from this pin to VREG and ground to configure the soft start time for Channel 1 and Channel 2 (see the Soft Start section). This pin is also used to configure parallel operation of Channel 1 and Channel 2 (see the Parallel Operation section). |
| 39 | COMP1 | Error Amplifier Output for Channel 1. Connect an RC network from this pin to ground. |
| 40 | FB1 | Feedback Sensing Input for Channel 1. |
| 41 | RT | Connect a resistor from RT to ground to program the switching frequency from 250 kHz to 1.4 MHz . For more information, see the Oscillator section. |
| 42 | VDD | Output of the Internal 3.3 V Linear Regulator. Connect a $1 \mu \mathrm{~F}$ ceramic capacitor between this pin and ground. |
| 43 | SYNC/MODE | Synchronization Input/Output (SYNC). To synchronize the switching frequency of the part to an external clock, connect this pin to an external clock with a frequency from 250 kHz to 1.4 MHz . This pin can also be configured as a synchronization output by factory fuse. <br> Forced PWM or Automatic PWM/PSM Selection Pin (MODE). When this pin is logic high, the part operates in forced PWM (FPWM) mode. When this pin is logic low, the part operates in automatic PWM/PSM mode. |
| 44 | VREG | Output of the Internal 5.1 V Linear Regulator. Connect a $1 \mu \mathrm{~F}$ ceramic capacitor between this pin and ground. |
| 45 | FB3 | Feedback Sensing Input for Channel 3. |
| 46 | COMP3 | Error Amplifier Output for Channel 3. Connect an RC network from this pin to ground. |
| 47 | SS34 | Connect a resistor divider from this pin to VREG and ground to configure the soft start time for Channel 3 and Channel 4 (see the Soft Start section). |
| 48 | EN3 | Enable Input for Channel 3. An external resistor divider can be used to set the turn-on threshold. |
| 0 | EPAD | Exposed Pad (Analog Ground). The exposed pad must be connected and soldered to an external ground plane. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Channel $1 /$ Channel 2 Efficiency Curve, $V_{I N}=12 \mathrm{~V}, f_{s w}=600 \mathrm{kHz}$, FPWM Mode


Figure 5. Channel 1/Channel 2 Efficiency Curve, $V_{I N}=5.0 \mathrm{~V}, f_{s w}=600 \mathrm{kHz}$, FPWM Mode


Figure 6. Channel 1/Channel 2 Efficiency Curve, $V_{I N}=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.8 \mathrm{~V}$, FPWM Mode


Figure 7. Channel 1/Channel 2 Efficiency Curve, $V_{I N}=12 \mathrm{~V}, f_{s w}=600 \mathrm{kHz}$, FPWM and Automatic PWM/PSM Modes


Figure 8. Channel 3/Channel 4 Efficiency Curve, $V_{I N}=12 \mathrm{~V}, f_{s w}=600 \mathrm{kHz}$, FPWM Mode


Figure 9. Channel 3/Channel 4 Efficiency Curve, $V_{I N}=5.0$ V, $f_{s w}=600 \mathrm{kHz}$, FPWM Mode


Figure 10. Channel 3/Channel 4 Efficiency Curve, $V_{I N}=12 \mathrm{~V}, V_{\text {OUT }}=1.8 \mathrm{~V}$, FPWM Mode


Figure 11. Channel 3/Channel 4 Efficiency Curve, $V_{I N}=12 \mathrm{~V}, f_{s w}=600 \mathrm{kHz}$, FPWM and Automatic PWM/PSM Modes


Figure 12. Channel 1 Load Regulation, $V_{I N}=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}, f_{s w}=600 \mathrm{kHz}$, FPWM Mode


Figure 13. Channel 1 Line Regulation, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, lout $=4 \mathrm{~A}$, $f_{s w}=600 \mathrm{kHz}$, FPWM Mode


Figure 14. Channel 3 Load Regulation, $V_{I N}=12 \mathrm{~V}, V_{\text {out }}=3.3 \mathrm{~V}, f_{\text {sw }}=600 \mathrm{kHz}$, FPWM Mode


Figure 15. Channel 3 Line Regulation, Vout $=3.3 \mathrm{~V}$, lout $=1 \mathrm{~A}$, $f_{s w}=600 \mathrm{kHz}$, FPWM Mode


Figure 16. 0.8 V Feedback Voltage Accuracy vs. Temperature for Channel 1, Adjustable Output Model


Figure 17. Frequency vs. Temperature, $V_{I N}=12 \mathrm{~V}$


Figure 18. Quescient Current vs. Temperature (Includes PVIN1, PVIN2, PVIN3, and PVIN4)


Figure 19. Shutdown Current vs. Temperature (EN1, EN2, EN3, and EN4 Low)


Figure 20. UVLO Threshold vs. Temperature


Figure 21. Channel 1/Channel 2 Current Limit vs. Input Voltage


Figure 22. Minimum On Time vs. Temperature


Figure 23. Steady State Waveform at Heavy Load, $V_{I N}=12 \mathrm{~V}$, Vout $=3.3 \mathrm{~V}$, $l_{\text {Out }}=3 \mathrm{~A}, f_{\text {SW }}=600 \mathrm{kHz}, L=4.7 \mu \mathrm{H}$, Cout $=47 \mu \mathrm{~F} \times 2$, FPWM Mode


Figure 24. Steady State Waveform at Light Load, $V_{I N}=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$, lout $=30 \mathrm{~mA}, f_{\text {sw }}=600 \mathrm{kHz}, \mathrm{L}=4.7 \mu \mathrm{H}$, Cout $=47 \mu \mathrm{~F} \times 2$, Automatic PWM/PSM Mode


Figure 25. Channel 1/Channel 2 Load Transient, 1 A to $4 \mathrm{~A}, \mathrm{~V}_{1 N}=12 \mathrm{~V}$, $V_{\text {out }}=3.3 \mathrm{~V}, f_{\text {SW }}=600 \mathrm{kHz}, L=2.2 \mu \mathrm{H}, \mathrm{C}_{\text {out }}=47 \mu \mathrm{~F} \times 2$
 CH3 $2.00 \mathrm{~A} \Omega \mathrm{~B}_{\mathrm{w}} \mathrm{CH} 42.00 \mathrm{~A} \Omega \mathrm{~B}_{\mathrm{w}}$

Figure 26. Load Transient, Channel 1/Channel 2 Parallel Output, 0 A to 6 A, $V_{\text {IN }}=12 \mathrm{~V}$, Vout $=3.3 \mathrm{~V}, f_{\text {sw }}=600 \mathrm{kHz}, L=4.7 \mu \mathrm{H}$, Cout $=47 \mu \mathrm{~F} \times 4$


Figure 27. Channel 1/Channel 2 Soft Start with 4 A Resistance Load, $V_{I N}=12 \mathrm{~V}, V_{\text {out }}=1.2 \mathrm{~V}, f_{\text {sw }}=600 \mathrm{kHz}, L=1 \mu \mathrm{H}$, Cout $=47 \mu \mathrm{~F} \times 2$


Figure 28. Startup with Precharged Output, $V_{I N}=12 \mathrm{~V}, V_{\text {out }}=3.3 \mathrm{~V}$


Figure 29. Channel 1/Channel 2 Shutdown with Active Output Discharge, $V_{\text {IN }}=12 \mathrm{~V}, V_{\text {OUT }}=1.2 \mathrm{~V}, f_{\text {sw }}=600 \mathrm{kHz}, L=1 \mu \mathrm{H}$, Cout $=47 \mu \mathrm{~F} \times 2$


Figure 30. Short-Circuit Protection Entry, $V_{I N}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$, $f_{\text {sw }}=600 \mathrm{kHz}, L=1 \mu \mathrm{H}, C_{\text {out }}=47 \mu \mathrm{~F} \times 2$


Figure 31. Short-Circuit Protection Recovery, $V_{I N}=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.2 \mathrm{~V}$, $f_{S W}=600 \mathrm{kHz}, \mathrm{L}=1 \mu \mathrm{H}, \mathrm{C}_{\text {out }}=47 \mu \mathrm{~F} \times 2$

## THEORY OF OPERATION

The ADP5053 is a micropower management unit that combines four high performance buck regulators in a 48-lead LFCSP package to meet demanding performance and board space requirements. The device enables direct connection to high input voltages up to 15.0 V with no preregulators to make applications simpler and more efficient.

## BUCK REGULATOR OPERATIONAL MODES

## Pulse-Width Modulation (PWM) Mode

In PWM mode, the buck regulators in the ADP5053 operate at a fixed frequency; this frequency is set by an internal oscillator that is programmed by the RT pin. At the start of each oscillator cycle, the high-side MOSFET turns on and sends a positive voltage across the inductor. The inductor current increases until the current sense signal exceeds the peak inductor current threshold that turns off the high-side MOSFET; this threshold is set by the error amplifier output.
During the high-side MOSFET off time, the inductor current decreases through the low-side MOSFET until the next oscillator clock pulse starts a new cycle. The buck regulators in the ADP5053 regulate the output voltage by adjusting the peak inductor current threshold.

## Power Save Mode (PSM) Mode

To achieve higher efficiency, the buck regulators in the ADP5053 smoothly transition to variable frequency PSM operation when the output load falls below the PSM current threshold. When the output voltage falls below regulation, the buck regulator enters PWM mode for a few oscillator cycles until the voltage increases to within regulation. During the idle time between bursts, the MOSFET turns off, and the output capacitor supplies all the output current.
The PSM comparator monitors the internal compensation node, which represents the peak inductor current information. The average PSM current threshold depends on the input voltage ( $\mathrm{V}_{\text {IN }}$ ), the output voltage ( $\mathrm{V}_{\text {out }}$ ), the inductor, and the output capacitor. Because the output voltage occasionally falls below regulation and then recovers, the output voltage ripple in PSM operation is larger than the ripple in the forced PWM mode of operation under light load conditions.

## Forced PWM and Automatic PWM/PSM Modes

The buck regulators can be configured to always operate in PWM mode using the SYNC/MODE pin. In forced PWM (FPWM) mode, the regulator continues to operate at a fixed frequency even when the output current is below the PWM/PSM threshold. In PWM mode, efficiency is lower when compared to PSM mode under light load conditions. The low-side MOSFET remains on when the inductor current falls to less than 0 A , causing the ADP5053 to enter continuous conduction mode (CCM).

The buck regulators can be configured to operate in automatic PWM/PSM mode using the SYNC/MODE pin. In automatic PWM/PSM mode, the buck regulators operate in either PWM mode or PSM mode, depending on the output current. When the average output current falls below the PWM/PSM threshold, the buck regulator enters PSM mode operation; in PSM mode, the regulator operates with a reduced switching frequency to maintain high efficiency. The low-side MOSFET turns off when the output current reaches 0 A , causing the regulator to operate in discontinuous mode (DCM).

When the SYNC/MODE pin is connected to VREG, the part operates in forced PWM (FPWM) mode. When the SYNC/ MODE pin is connected to ground, the part operates in automatic PWM/PSM mode.

## ADJUSTABLE AND FIXED OUTPUT VOLTAGES

The ADP5053 provides adjustable and fixed output voltage settings via factory fuse. For the adjustable output settings, use an external resistor divider to set the desired output voltage via the feedback reference voltage ( 0.8 V for Channel 1 to Channel 4 ).

For the fixed output settings, the feedback resistor divider is built into the ADP5053, and the feedback pin (FBx) must be tied directly to the output. Table 8 lists the available fixed output voltage ranges for each buck regulator channel.

Table 8. Fixed Output Voltage Ranges

| Channel | Fixed Output Voltage Range |
| :--- | :--- |
| Channel 1 | 0.85 V to 1.6 V in 25 mV steps |
| Channel 2 | 3.3 V to 5.0 V in 300 mV or 200 mV steps |
| Channel 3 | 1.2 V to 1.8 V in 100 mV steps |
| Channel 4 | 2.5 V to 5.5 V in 100 mV steps |

The output range can also be programmed by factory fuse. If a different output voltage range is required, contact your local Analog Devices, Inc., sales or distribution representative.

## INTERNAL REGULATORS (VREG AND VDD)

The internal VREG regulator in the ADP5053 provides a stable 5.1 V power supply for the bias voltage of the MOSFET drivers. The internal VDD regulator in the ADP5053 provides a stable 3.3 V power supply for internal control circuits. Connect a $1.0 \mu \mathrm{~F}$ ceramic capacitor between VREG and ground; connect another $1.0 \mu \mathrm{~F}$ ceramic capacitor between VDD and ground. The internal VREG and VDD regulators are active as long as PVIN1 is available.

The internal VREG regulator can provide a total load of 95 mA including the MOSFET driving current, and it can be used as an always alive 5.1 V power supply for a small system current

## Preliminary Technical Data

demand. The current limit circuit is included in the VREG regulator to protect the circuit when the part is heavily loaded.

The VDD regulator is for internal circuit use and is not recommended for other purposes.

## SEPARATE SUPPLY APPLICATIONS

The ADP5053 supports separate input voltages for the four buck regulators. This means that the input voltages for the four buck regulators can be connected to different supply voltages.
The PVIN1 voltage provides the power supply for the internal regulators and the control circuitry. Therefore, if the user plans to use separate supply voltages for the buck regulators, the PVIN1 voltage must be above the UVLO threshold before the other channels begin to operate.
Precision enabling can be used to monitor the PVIN1 voltage and to delay the startup of the outputs to ensure that PVIN1 is high enough to support the outputs in regulation. For more information, see the Precision Enabling section.
The ADP5053 supports cascading supply operation for the four buck regulators. As shown in Figure 32, PVIN2, PVIN3, and PVIN4 are powered from the Channel 1 output. In this configuration, the Channel 1 output voltage must be higher than the UVLO threshold for PVIN2, PVIN3, and PVIN4.


Figure 32. Cascading Supply Application

## LOW-SIDE DEVICE SELECTION

The buck regulators in Channel 1 and Channel 2 integrate 4 A high-side power MOSFETs and low-side MOSFET drivers. The N -channel MOSFETs selected for use with the ADP5053 must be able to work with the synchronized buck regulators. In general, a low $\mathrm{R}_{\mathrm{Dson}} \mathrm{N}$-channel MOSFET can be used to achieve higher efficiency; dual MOSFETs in one package (for both Channel 1 and Channel 2) are recommended to save space on the printed circuit board (PCB). For more information, see the Low-Side Power Device Selection section.

## BOOTSTRAP CIRCUITRY

Each buck regulator in the ADP5053 has an integrated bootstrap regulator. The bootstrap regulator requires a $0.1 \mu \mathrm{~F}$ ceramic capacitor (X5R or X7R) between the BSTx and SWx pins to provide the gate drive voltage for the high-side MOSFET.

## ACTIVE OUTPUT DISCHARGE SWITCH

Each buck regulator in the ADP5053 integrates a discharge switch from the switching node to ground. This switch is turned on when its associated regulator is disabled, which helps to discharge the output capacitor quickly. The typical value of the discharge switch is $250 \Omega$ for Channel 1 to Channel 4. The discharge switch function can be enabled or disabled for all four buck regulators by factory fuse.

## PRECISION ENABLING

The ADP5053 has an enable control pin for each regulator. The enable control pin (ENx) features a precision enable circuit with a 0.8 V reference voltage. When the voltage at the ENx pin is greater than 0.8 V , the regulator is enabled. When the voltage at the ENx pin less than 0.725 V , the regulator is disabled. An internal $1 \mathrm{M} \Omega$ pull-down resistor prevents errors if the ENx pin is left floating.
The precision enable threshold voltage allows easy sequencing of channels within the part, as well as sequencing between the ADP5053 and other input/output supplies. The ENx pin can also be used as a programmable UVLO input using a resistor divider (see Figure 33). For more information, see the Programming the UVLO Input section.


Figure 33. Precision Enable Diagram for One Channel

## OSCILLATOR

The switching frequency ( $\mathrm{f}_{\text {sw }}$ ) of the ADP5053 can be set to a value from 250 kHz to 1.4 MHz by connecting a resistor from the RT pin to ground. The value of the RT resistor can be calculated as follows:

$$
R_{R T}(\mathrm{k} \Omega)=\left[14,822 / f_{S W}(\mathrm{kHz})\right]^{1.081}
$$

Figure 34 shows the typical relationship between the switching frequency ( $\mathrm{f}_{\text {sw }}$ ) and the RT resistor. The adjustable frequency allows users to make decisions based on the trade-off between efficiency and solution size.


Figure 34. Switching Frequency vs. RT Resistor
For Channel 1 and Channel 3, the frequency can be set to half the master switching frequency set by the RT pin. This setting can be selected by factory fuse. If the master switching frequency is less than 250 kHz , this halving of the frequency for Channel 1 or Channel 3 is not recommended.

## Phase Shift

The phase shift between Channel 1 and Channel 2 and between Channel 3 and Channel 4 is $180^{\circ}$. Therefore, Channel 3 is in phase with Channel 1, and Channel 4 is in phase with Channel 2 (see Figure 35). This phase shift maximizes the benefits of out-of-phase operation by reducing the input ripple current and lowering the ground noise.


Figure 35. Phase Shift Diagram, Four Buck Regulators

## SYNCHRONIZATION INPUT/OUTPUT

The switching frequency of the ADP5053 can be synchronized to an external clock with a frequency range from 250 kHz to 1.4 MHz . The ADP5053 automatically detects the presence of an external clock applied to the SYNC/MODE pin, and the switching frequency transitions smoothly to the frequency of the external clock. When the external clock signal stops, the device automatically switches back to the internal clock and continues to operate.

Note that the internal switching frequency set by the RT pin must be programmed to a value that is close to the external clock value
for successful synchronization; the suggested frequency difference is less than $\pm 15 \%$ in typical applications.

The SYNC/MODE pin can be configured as a synchronization clock output by factory fuse. A positive clock pulse with a $50 \%$ duty cycle is generated at the SYNC/MODE pin with a frequency equal to the internal switching frequency set by the RT pin. There is a short delay time (approximately $15 \%$ of tsw) from the generated synchronization clock to the Channel 1 switching node.

Figure 36 shows two ADP5053 devices configured for frequency synchronization mode: one ADP5053 device is configured as the clock output to synchronize another ADP5053 device. It is recommended that a $100 \mathrm{k} \Omega$ pull-up resistor be used to prevent logic errors when the SYNC/MODE pin is left floating.


Figure 36. Two ADP5053 Devices Configured for Synchronization Mode
In the configuration shown in Figure 36, the phase shift between Channel 1 of the first ADP5053 device and Channel 1 of the second ADP5053 device is $0^{\circ}$ (see Figure 37).


Figure 37. Waveforms of Two ADP5053 Devices Operating in Synchronization Mode

## SOFT START

The buck regulators in the ADP5053 include soft start circuitry that ramps the output voltage in a controlled manner during startup, thereby limiting the inrush current. The soft start time is typically fixed at 2 ms for each buck regulator when the SS12 and SS34 pins are tied to VREG.

To set the soft start time to a value of $2 \mathrm{~ms}, 4 \mathrm{~ms}$, or 8 ms , connect a resistor divider from the SS12 or SS34 pin to the VREG pin and ground (see Figure 38). This configuration may be required to
accommodate a specific start-up sequence or an application with a large output capacitor.


Figure 38. Level Detector Circuit for Soft Start
Use the SS12 pin to program the soft start time and parallel operation for Channel 1 and Channel 2. Use the SS34 pin to program the soft start time for Channel 3 and Channel 4.

Table 9 provides the values of the resistors needed to set the soft start time.

Table 9. Soft Start Time Set by the SS12 and SS34 Pins

|  |  | Soft Start Time |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{R}_{\text {ToP }}(\mathbf{k} \boldsymbol{\Omega})$ | $\mathbf{R}_{\text {BOt }}(\mathbf{k} \boldsymbol{\Omega})$ | Channel 1 | Channel 2 | Channel 3 | Channel 4 |
| 0 | N/A | 2 ms | 2 ms | 2 ms | 2 ms |
| 100 | 600 | 2 ms | Parallel | 2 ms | 4 ms |
| 200 | 500 | 2 ms | 8 ms | 2 ms | 8 ms |
| 300 | 400 | 4 ms | 2 ms | 4 ms | 2 ms |
| 400 | 300 | 4 ms | 4 ms | 4 ms | 4 ms |
| 500 | 200 | 8 ms | 2 ms | 4 ms | 8 ms |
| 600 | 100 | 8 ms | Parallel | 8 ms | 2 ms |
| N/A | 0 | 8 ms | 8 ms | 8 ms | 8 ms |

## PARALLEL OPERATION

The ADP5053 supports two-phase parallel operation of Channel 1 and Channel 2 to provide a single output with up to 8 A of current. Take the following steps to configure Channel 1 and Channel 2 as a two-phase single output in parallel operation (see Figure 39):

- Use the SS12 pin to select parallel operation as specified in Table 9.
- Leave the COMP2 pin open.
- Use the FB1 pin to set the output voltage.
- Connect the FB2 pin to ground (FB2 is ignored).
- Connect the EN2 pin to ground (EN2 is ignored).


Figure 39. Parallel Operation for Channel 1 and Channel 2
When operating Channel 1 and Channel 2 in a parallel configuration, configure the channels as follows:

- Set the input voltages and current limit settings for Channel 1 and Channel 2 to the same values.
- Operate both channels in forced PWM mode.

Current balance in parallel configuration is well regulated by the internal control loop. Figure 40 shows the typical current balance matching in the parallel output configuration.


Figure 40. Current Balance in Parallel Output Configuration, $V_{I N}=12 \mathrm{~V}, V_{\text {out }}=1.2 \mathrm{~V}, f_{S W}=600 \mathrm{kHz}$, FPWM Mode

## STARTUP WITH PRECHARGED OUTPUT

The buck regulators in the ADP5053 include a precharged start-up feature to protect the low-side MOSFETS from damage during startup. If the output voltage is precharged before the regulator is turned on, the regulator prevents the reverse inductor current, which discharges the output capacitor, until the internal soft start reference voltage exceeds the precharged voltage on the feedback ( FBx ) pin.

## CURRENT LIMIT PROTECTION

The buck regulators in the ADP5053 include peak current limit protection circuitry to limit the amount of positive current flowing through the high-side MOSFET. The peak current limit on the power switch limits the amount of current that can flow from the input to the output. The programmable current limit threshold feature allows for the use of small size inductors for low current applications.

To configure the current limit threshold for Channel 1, connect a resistor from the DL1 pin to ground. To configure the current limit threshold for Channel 2, connect another resistor from the DL2 pin to ground. Table 10 lists the peak current limit threshold settings for Channel 1 and Channel 2.

Table 10. Peak Current Limit Threshold Settings for Channel 1 and Channel 2

| Rıимм or Riцмм 2 | Typical Peak Current Limit Threshold (A) |
| :--- | :--- |
| Floating | 4.4 |
| $47 \mathrm{k} \Omega$ | 2.63 |
| $22 \mathrm{k} \Omega$ | 6.44 |

The buck regulators in the ADP5053 include negative current limit protection circuitry to limit certain amounts of negative current flowing through the low-side MOSFET.

## FREQUENCY FOLDBACK

The buck regulators in the ADP5053 include frequency foldback to prevent output current runaway when a hard short occurs on the output. Frequency foldback is implemented as follows:

- If the voltage at the FBx pin falls below half the target output voltage, the switching frequency is reduced by half.
- If the voltage at the FBx pin falls again to below one-fourth the target output voltage, the switching frequency is reduced to half its current value, that is, to one-fourth of $\mathrm{f}_{\mathrm{sw}}$.

The reduced switching frequency allows more time for the inductor current to decrease but also increases the ripple current during peak current regulation. This results in a reduction in average current and prevents output current runaway.

## Pulse Skip Mode Under Maximum Duty Cycle

Under maximum duty cycle conditions, frequency foldback maintains the output in regulation. If the maximum duty cycle is reached, for example, when the input voltage decreases, the PWM modulator skips every other PWM pulse, resulting in a switching frequency foldback of one-half. If the duty cycle increases further, the PWM modulator skips two of every three PWM pulses,
resulting in a switching frequency foldback to one-third of the switching frequency. Frequency foldback increases the effective maximum duty cycle, thereby decreasing the dropout voltage between the input and output voltages.

## HICCUP PROTECTION

The buck regulators in the ADP5053 include a hiccup mode for overcurrent protection (OCP). When the peak inductor current reaches the current limit threshold, the high-side MOSFET turns off and the low-side MOSFET turns on until the next cycle.
When hiccup mode is active, the overcurrent fault counter is incremented. If the overcurrent fault counter reaches 15 and overflows (indicating a short-circuit condition), both the highside and low-side MOSFETs are turned off. The buck regulator remains in hiccup mode for a period equal to seven soft start cycles and then attempts to restart from soft start. If the shortcircuit fault has cleared, the regulator resumes normal operation; otherwise, it reenters hiccup mode after the soft start.

Hiccup protection is masked during the initial soft start cycle to enable startup of the buck regulator under heavy load conditions. Note that careful design and proper component selection are required to ensure that the buck regulator recovers from hiccup mode under heavy loads. Hiccup protection can be enabled or disabled for all four buck regulators by factory fuse. When hiccup protection is disabled, the frequency foldback feature is still available for overcurrent protection.

## LATCH-OFF PROTECTION

The buck regulators in the ADP5053 have an optional latch-off mode to protect the device from serious problems such as shortcircuit and overvoltage conditions. Latch-off mode can be enabled by factory fuse.

## Short-Circuit Latch-Off Mode

Short-circuit latch-off mode is enabled by factory fuse (on or off for all four buck regulators). When short-circuit latch-off mode is enabled and the protection circuit detects an overcurrent status after a soft start, the buck regulator enters hiccup mode and attempts to restart. If seven continuous restart attempts are made, and the regulator remains in the fault condition, the regulator is shut down. This shutdown (latch-off) condition is cleared only by reenabling the channel or by resetting the channel power supply. Note that short-circuit latch-off mode does not work if hiccup protection is disabled.

Figure 41 shows the short-circuit latch-off detection function.


Figure 41. Short-Circuit Latch-Off Detection

## Overvoltage Latch-Off Mode

Overvoltage latch-off mode is enabled by factory fuse (on or off for all four buck regulators). The overvoltage latch-off threshold is $124 \%$ of the nominal output voltage level. When the output voltage exceeds this threshold, the protection circuit detects the overvoltage status and the regulator shuts down. This shutdown (latch-off) condition is cleared only by reenabling the channel or by resetting the channel power supply.

Figure 42 shows the overvoltage latch-off detection function.


Figure 42. Overvoltage Latch-Off Detection

## UNDERVOLTAGE LOCKOUT (UVLO)

Undervoltage lockout circuitry monitors the input voltage level of each buck regulator in the ADP5053. If any input voltage (PVINx pin) falls below 3.78 V (typical), the corresponding channel is turned off. After the input voltage rises above 4.2 V (typical), the soft start period is initiated, and the corresponding channel is enabled when the ENx pin is high.
Note that a UVLO condition on Channel 1 (PVIN1 pin) has a higher priority than a UVLO condition on other channels, which means that the PVIN1 supply must be available before other channels can be operated.

## POWER-GOOD FUNCTION

The ADP5053 includes an open-drain power-good output (PWRGD pin) that becomes active high when the selected buck regulators are operating normally. By default, the PWRGD pin monitors the output voltage on Channel 1. Other channels can
be configured to control the PWRGD pin when the ADP5053 is ordered (see Table 20).

A logic high on the PWRGD pin indicates that the regulated output voltage of the buck regulator is above $90.5 \%$ (typical) of its nominal output. When the regulated output voltage of the buck regulator falls below $87.2 \%$ (typical) of its nominal output for a delay time greater than approximately $50 \mu$ s, the PWRGD pin goes low.

The output of the PWRGD pin is the logical AND of the internal PWRGx signals. An internal PWRGx signal must be high for a validation time of 1 ms before the PWRGD pin goes high; if one PWRGx signal fails, the PWRGD pin goes low with no delay. The channels that control the PWRGD pin (Channel 1 to Channel 4) can be specified by factory fuse. The default PWRGD setting is to monitor the output of Channel 1.

## THERMAL SHUTDOWN

If the ADP5053 junction temperature exceeds $150^{\circ} \mathrm{C}$, the thermal shutdown circuit turns off the IC except for the internal linear regulators. Extreme junction temperatures can be the result of high current operation, poor circuit board design, or high ambient temperature. $\mathrm{A} 15^{\circ} \mathrm{C}$ hysteresis is included so that the ADP5053 does not return to operation after thermal shutdown until the on-chip temperature falls below $135^{\circ} \mathrm{C}$. When the part exits thermal shutdown, a soft start is initiated for each enabled channel.

## SUPERVISORY

The ADP5053 provides microprocessor supply voltage supervision by controlling the reset input of the microprocessor. Code execution errors are avoided during power-up, power-down, and brownout conditions by asserting a reset signal when the supply voltage is below a preset threshold and by allowing supply voltage stabilization with a fixed timeout reset pulse after the supply voltage rises above the threshold. In addition, problems with microprocessor code execution can be monitored with a watchdog timer. Be noted the supervisory circuitry is activated only when either ENx pin of 4 bucks is high.

## Reset Output

The ADP5053 has an active-low, open-drain reset output. This output structure requires an external pull-up resistor to connect
the reset output to a voltage rail no higher than 6 V . The resistor must comply with the logic low and logic high voltage level requirements of the microprocessor while also supplying input current and leakage paths on the $\overline{\mathrm{RSTO}}$ pin. A $10 \mathrm{k} \Omega$ resistor is adequate in most situations.
The reset output is asserted when the monitored rail is below the threshold $\left(\mathrm{V}_{\mathrm{TH}}\right)$, and when WDI is not serviced within the watchdog timeout period ( $\mathrm{t}_{\mathrm{wd}}$ ). Reset remains asserted for the duration of the reset active timeout period ( $\mathrm{t}_{\mathrm{RP}}$ ) after $\mathrm{V}_{\mathrm{CC}}$ rises above the reset threshold or after the watchdog timer times out. Four options can be selected for the reset active timeout period ( $\mathrm{t}_{\mathrm{RP}}$ ) via factory fuse: $1.4 \mathrm{~ms}, 28 \mathrm{~ms}, 200 \mathrm{~ms}$ (default), and 1600 ms . Figure 43 illustrates the behavior of the reset outputs, assuming that $V_{\text {outr }}$ is selected as the rail to be monitored and supplies the external pull-up connected to the RSTO output.


The ADP5053 has a dedicated sensing input pin (VTH) that monitors the supply rail. The reset threshold at the VTH input is typically 0.5 V . To monitor a voltage greater than 0.5 V , connect a resistor divider network to the device.

Do not allow the VTH input to float or be grounded. Instead, connect it to a supply voltage greater than its specified threshold voltage. A small capacitor can be added on the VTH pin to improve noise rejection and false reset generation.
When monitoring the input voltage, if the selected reset threshold falls below the internal VDD regulator UVLO level, the reset output ( $\overline{\mathrm{RSTO}}$ ) asserts low as soon as the internal VDD regulator falls below the UVLO threshold. The reset output is then kept low down to $\sim 1 \mathrm{~V}$ VDD to ensure that the reset output is not released when there is insufficient voltage on the rail, which then supplies a processor to restart the processor operations.

## Watchdog Input

The ADP5053 features a watchdog timer that monitors microprocessor activity. A timer circuit is cleared with every low-to-high or high-to-low logic transition on the watchdog input pin (WDI), which detects pulses as short as 80 ns . If the timer counts through the preset watchdog timeout period ( $\mathrm{twD}_{\mathrm{wd}}$ ), reset is asserted. The microprocessor is required to toggle the WDI pin to avoid being reset. Therefore, failure of the microprocessor to toggle the WDI within the timeout period indicates a code execution error, and the reset pulse generated restarts the microprocessor in a known state. Four options can be selected for the watchdog timeout period ( $\mathrm{twd}_{\mathrm{w}}$ via factory fuse: $6.3 \mathrm{~ms}, 102 \mathrm{~ms}$, 1600 ms (default), and 25.6 sec .

In addition to the logic transition on the WDI, the watchdog timer is also cleared by a reset assertion due to an undervoltage condition on $V_{\text {outr. }}$. When a reset is asserted, the watchdog timer is cleared, and it does not begin counting again until the reset deasserts. The watchdog timer can be disabled by leaving WDI floating or by three-stating the WDI driver (see Figure 44).


## Manual Reset Input

The ADP5053 features a manual reset input ( $\overline{\mathrm{MR}}$ pin, active low) with two operation modes available: processor manual reset mode, or power on/off switch mode. The $\overline{\mathrm{MR}}$ operation mode selection can be configured by factory fuse, and the default setting is the processor manual reset mode.
The $\overline{\mathrm{MR}}$ input has a $55 \mathrm{k} \Omega$, internal pull-up resistor so that the input remains high when unconnected. To generate a reset, an external pushbutton switch can be connected between $\overline{M R}$ and ground. Noise immunity is provided on the $\overline{\mathrm{MR}}$ input, and fast, negative-going transients of up to 100 ns (typical) are ignored. A $0.1 \mu \mathrm{~F}$ capacitor between $\overline{\mathrm{MR}}$ and ground provides additional noise immunity.

## Processor Manual Reset Mode

In processor manual reset mode, when $\overline{\mathrm{MR}}$ is driven low, the reset output is asserted. When $\overline{M R}$ transitions from low to high, the reset remains asserted for the duration of the reset active timeout period (trp) before deasserting. Figure 45 shows the $\overline{M R}$ behavior of the processor manual reset mode.


Figure 45. $\overline{M R}$ Timing Diagram in Processor Reset Mode

## Power On/Off Switch Mode

In power on/off switch mode, when $\overline{\mathrm{MR}}$ is driven low for more than 4 sec , all channels (when enabled) in the ADP5053 shut down, and internal control registers are reset. In shutdown standby condition, if $\overline{\mathrm{MR}}$ is driven low for 500 ms again, all channels (when enabled) in the ADP5053 start up again according to the individual EN pin status for a proper startup sequence on all channels.

## Preliminary Technical Data

The $\overline{\mathrm{MR}}$ timing diagram in power on/off switch mode is shown in Figure 46.

To prepare for an automatic startup next time, the MR shutdown condition can be cleared by either of the following conditions: a power reset condition, where all external ENx pins are pulled down, and pull up.


Figure 46. $\overline{M R}$ Timing Diagram in Power On/Off Switch Mode

## APPLICATIONS INFORMATION

## ADIsimPower DESIGN TOOL

The ADP5053 is supported by the ADIsimPower" design tool set. ADIsimPower is a collection of tools that produce complete power designs optimized for a specific design goal. The tools enable the user to generate a full schematic and bill of materials and to calculate performance in minutes. ADIsimPower can optimize designs for cost, area, efficiency, and part count while taking into consideration the operating conditions and limitations of the IC and all real external components. The ADIsimPower tool can be found at www.analog.com/ADIsimPower, and the user can request an unpopulated board through the tool.

## PROGRAMMING THE ADJUSTABLE OUTPUT VOLTAGE

The output voltage of the ADP5053 is externally set by a resistive voltage divider from the output voltage to the FBx pin. To limit the degradation of the output voltage accuracy due to feedback bias current, ensure that the bottom resistor in the divider is not too large; a value of less than $50 \mathrm{k} \Omega$ is recommended.
The equation for the output voltage setting is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left(1+\left(R_{\text {TOP }} / R_{\text {BOT }}\right)\right)
$$

where:
$V_{\text {out }}$ is the output voltage.
$V_{\text {REF }}$ is the feedback reference voltage ( 0.8 V for Channel 1 to Channel 4).
$R_{\text {Top }}$ is the feedback resistor from $V_{\text {out }}$ to FBx.
$R_{B о т}$ is the feedback resistor from FBx to ground.
No resistor divider is required in the fixed output options. If a different fixed output voltage is required, contact your local Analog Devices sales or distribution representative.

## VOLTAGE CONVERSION LIMITATIONS

For a given input voltage, upper and lower limitations on the output voltage exist due to the minimum on time and the minimum off time.

The minimum output voltage for a given input voltage and switching frequency is limited by the minimum on time. The minimum on time for Channel 1 and Channel 2 is 117 ns (typical), and the minimum on time for Channel 3 and Channel 4 is 90 ns (typical). The minimum on time increases at higher junction temperatures.
Note that in forced PWM mode, Channel 1 and Channel 2 can potentially exceed the nominal output voltage when the minimum on time limit is exceeded. Careful switching frequency selection is required to avoid this problem.

The minimum output voltage in continuous conduction mode (CCM) for a given input voltage and switching frequency can be calculated using the following equation:

$$
\begin{align*}
& V_{\text {oUt_MIN }}=V_{I N} \times t_{\text {MIN_ON }} \times f_{S W}-\left(R_{\text {DSON } 1}-R_{\text {DSON } 2}\right) \times \\
& I_{\text {OUT_MIN }} \times t_{\text {MIN_ON }} \times f_{\text {SW }}-\left(R_{\text {DSON } 2}+R_{L}\right) \times I_{\text {OUUT_MIN }} \tag{1}
\end{align*}
$$

where:
$V_{\text {out_min }}$ is the minimum output voltage.
$t_{\text {MIN_oN }}$ is the minimum on time.
$f_{s w}$ is the switching frequency.
$R_{\text {DSoN } 1}$ is the on resistance of the high-side MOSFET.
$R_{D S O N 2}$ is the on resistance of the low-side MOSFET.
Iout_Min is the minimum output current.
$R_{L}$ is the resistance of the output inductor.
The maximum output voltage for a given input voltage and switching frequency is limited by the minimum off time and the maximum duty cycle. Note that the frequency foldback feature helps to increase the effective maximum duty cycle by lowering the switching frequency, thereby decreasing the dropout voltage between the input and output voltages (see the Frequency Foldback section).

The maximum output voltage for a given input voltage and switching frequency can be calculated using the following equation:
$V_{\text {OUT_MAX }}=V_{I N} \times\left(1-t_{\text {MIN_OFF }} \times f_{\text {SW }}\right)-\left(R_{\text {DSONI }}-R_{\text {DSON } 2}\right) \times$
$I_{\text {OUT_MAX }} \times\left(1-t_{\text {MIN_OFF }} \times f_{\text {SW }}\right)-\left(R_{\text {DSON } 2}+R_{L}\right) \times I_{\text {OUT_MAX }}$
where:
$V_{\text {OUT_MAX }}$ is the maximum output voltage.
$t_{M I N \_O F F}$ is the minimum off time.
$f_{s w}$ is the switching frequency.
$R_{\text {DSONI }}$ is the on resistance of the high-side MOSFET.
$R_{D S O N 2}$ is the on resistance of the low-side MOSFET.
$I_{\text {out_MAX }}$ is the maximum output current.
$R_{L}$ is the resistance of the output inductor.
As shown in Equation 1 and Equation 2, reducing the switching frequency eases the minimum on time and off time limitations.

## CURRENT LIMIT SETTING

The ADP5053 has three selectable current limit thresholds for Channel 1 and Channel 2. Make sure that the selected current limit value is larger than the peak current of the inductor, I $_{\text {реак. }}$. See Table 10 for the current limit configuration for Channel 1 and Channel 2.

$$
I_{\text {RMS }}=\sqrt{I_{O U T}^{2}+\frac{\Delta I_{L}^{2}}{12}}
$$

Shielded ferrite core materials are recommended for low core loss and low EMI. Table 11 lists recommended inductors.

Table 11. Recommended Inductors

| Vendor | Part No. | Value <br> ( $\mu \mathrm{H}$ ) | Isat <br> (A) | IRMs <br> (A) | $\begin{aligned} & \text { DCR } \\ & (\mathrm{m} \Omega) \end{aligned}$ | Size <br> (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Coilcraft | XFL4020-102 | 1.0 | 5.4 | 11 | 10.8 | $4 \times 4$ |
|  | XFL4020-222 | 2.2 | 3.7 | 8.0 | 21.35 | $4 \times 4$ |
|  | XFL4020-332 | 3.3 | 2.9 | 5.2 | 34.8 | $4 \times 4$ |
|  | XFL4020-472 | 4.7 | 2.7 | 5.0 | 52.2 | $4 \times 4$ |
|  | XAL4030-682 | 6.8 | 3.6 | 3.9 | 67.4 | $4 \times 4$ |
|  | XAL4040-103 | 10 | 3.0 | 3.1 | 84 | $4 \times 4$ |
|  | XAL6030-102 | 1.0 | 23 | 18 | 5.62 | $6 \times 6$ |
|  | XAL6030-222 | 2.2 | 15.9 | 10 | 12.7 | $6 \times 6$ |
|  | XAL6030-332 | 3.3 | 12.2 | 8.0 | 19.92 | $6 \times 6$ |
|  | XAL6060-472 | 4.7 | 10.5 | 11 | 14.4 | $6 \times 6$ |
|  | XAL6060-682 | 6.8 | 9.2 | 9.0 | 18.9 | $6 \times 6$ |
| TOKO | FDV0530-1R0 | 1.0 | 11.2 | 9.1 | 9.4 | $6.2 \times 5.8$ |
|  | FDV0530-2R2 | 2.2 | 7.1 | 7.0 | 17.3 | $6.2 \times 5.8$ |
|  | FDV0530-3R3 | 3.3 | 5.5 | 5.3 | 29.6 | $6.2 \times 5.8$ |
|  | FDV0530-4R7 | 4.7 | 4.6 | 4.2 | 46.6 | $6.2 \times 5.8$ |

## OUTPUT CAPACITOR SELECTION

The selected output capacitor affects both the output voltage ripple and the loop dynamics of the regulator. For example, during load step transients on the output, when the load is suddenly increased, the output capacitor supplies the load until the control loop can ramp up the inductor current, causing an undershoot of the output voltage.

The output capacitance required to meet the undershoot (voltage droop) requirement can be calculated using the following equation:

$$
C_{\text {OUT_UV }}=\frac{K_{U V} \times \Delta I_{\text {STEP }}^{2} \times L}{2 \times\left(V_{\text {IN }}-V_{\text {OUT }}\right) \times \Delta V_{\text {OUT_UV }}}
$$

where:
$K_{U V}$ is a factor (typically set to 2 ).
$\Delta I_{\text {STEP }}$ is the load step.
$\Delta V_{\text {out_Uv }}$ is the allowable undershoot on the output voltage.
Another example of the effect of the output capacitor on the loop dynamics of the regulator is when the load is suddenly removed from the output and the energy stored in the inductor rushes into the output capacitor, causing an overshoot of the output voltage.

The output capacitance required to meet the overshoot requirement can be calculated using the following equation:

$$
C_{\text {OUT_OV }}=\frac{K_{\text {OV }} \times \Delta I_{\text {STEP }}^{2} \times L}{\left(V_{\text {OUT }}+\Delta V_{\text {OUT_OV }}\right)^{2}-V_{\text {OUT }}{ }^{2}}
$$

where:
$K_{o v}$ is a factor (typically set to 2 ).
$\Delta I_{\text {STEP }}$ is the load step.
$\Delta V_{\text {out_ov }}$ is the allowable overshoot on the output voltage.

The equivalent series resistance (ESR) of the output capacitor and its capacitance value determine the output voltage ripple. Use the following equations to select a capacitor that can meet the output ripple requirements:

$$
\begin{aligned}
& C_{\text {OUT_RIPPLE }=\frac{\Delta I_{L}}{8 \times f_{S W} \times \Delta V_{\text {OUT_RIPPLE }}}} \begin{array}{l}
R_{\text {ESR }}=\frac{\Delta V_{\text {OUT_RIPLE }}}{\Delta I_{L}}
\end{array} .
\end{aligned}
$$

where:
$\Delta I_{L}$ is the inductor ripple current.
$f_{s w}$ is the switching frequency.
$\Delta V_{\text {OUT_RIPPLE }}$ is the allowable output voltage ripple.
$R_{\text {ESR }}$ is the equivalent series resistance of the output capacitor.
Select the largest output capacitance given by Cout_uv, Cout_ov, and Cout_rippie to meet both load transient and output ripple requirements.
The voltage rating of the selected output capacitor must be greater than the output voltage. The minimum rms current rating of the output capacitor is determined by the following equation:

$$
I_{C_{\text {OUT_-rms }}}=\frac{\Delta I_{L}}{\sqrt{12}}
$$

## INPUT CAPACITOR SELECTION

The input decoupling capacitor attenuates high frequency noise on the input and acts as an energy reservoir. Use a ceramic capacitor and place it close to the PVINx pin. Keep the loop composed of the input capacitor, the high-side NFET, and the low-side NFET as small as possible. The voltage rating of the input capacitor must be greater than the maximum input voltage. Make sure that the rms current rating of the input capacitor is larger than the following equation:

$$
I_{C_{I N-}-r m s}=I_{O U T} \times \sqrt{D \times(1-D)}
$$

where $D$ is the duty cycle ( $D=V_{\text {OUT }} / V_{\text {IN }}$ ).

## LOW-SIDE POWER DEVICE SELECTION

Channel 1 and Channel 2 include integrated low-side MOSFET drivers that can drive low-side N-channel MOSFETs (NFETs). The selection of the low-side N -channel MOSFET affects the performance of the buck regulator.
The selected MOSFET must meet the following requirements:

- Drain-to-source voltage ( $\mathrm{V}_{\mathrm{DS}}$ ) must be higher than $1.2 \times \mathrm{V}_{\mathrm{IN}}$.
- Drain current ( $\mathrm{I}_{\mathrm{D}}$ ) must be greater than $1.2 \times$ ILImit_max, where $\mathrm{I}_{\text {Limit_max }}$ is the selected maximum current limit threshold.
- The selected MOSFET can be fully turned on at $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}$.
- Total gate charge ( Qg at $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}$ ) must be less than 20 nC . Lower Qg characteristics provide higher efficiency.

When the high-side MOSFET is turned off, the low-side MOSFET supplies the inductor current. For low duty cycle applications, the low-side MOSFET supplies the current for most of the period. To achieve higher efficiency, it is important to select a MOSFET with low on resistance. The power conduction loss for the lowside MOSFET can be calculated using the following equation:

$$
P_{\text {FET_LOW }}=I_{\text {OUT }}{ }^{2} \times R_{\text {DSON }} \times(1-D)
$$

where:
$R_{D S o N}$ is the on resistance of the low-side MOSFET.
$D$ is the duty cycle ( $D=V_{\text {out }} / V_{I N}$ ).
Table 12 lists recommended dual MOSFETs for various current limit settings. Ensure that the MOSFET can handle thermal dissipation due to power loss.

Table 12. Recommended Dual MOSFETs

|  |  |  |  | $\mathbf{R}_{\mathbf{D s o N}}$ <br> Vendor | Qgart No. <br> $(\mathbf{n C})$ | Size <br> $(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IR | IRFHM8363 | 30 | 10 | 20.4 | 6.7 | $3 \times 3$ |
|  | IRLHS6276 | 20 | 3.4 | 45 | 3.1 | $2 \times 2$ |
| Fairchild | FDMA1024 | 20 | 5.0 | 54 | 5.2 | $2 \times 2$ |
|  | FDMB3900 | 25 | 7.0 | 33 | 11 | $3 \times 2$ |
|  | FDMB3800 | 30 | 4.8 | 51 | 4 | $3 \times 2$ |
|  | FDC6401 | 20 | 3.0 | 70 | 3.3 | $3 \times 3$ |
| Vishay | Si7228DN | 30 | 23 | 25 | 4.1 | $3 \times 3$ |
|  | Si7232DN | 20 | 25 | 16.4 | 12 | $3 \times 3$ |
|  | Si7904BDN | 20 | 6 | 30 | 9 | $3 \times 3$ |
|  | Si5906DU | 30 | 6 | 40 | 8 | $3 \times 2$ |
|  | Si5908DC | 20 | 5.9 | 40 | 5 | $3 \times 2$ |
|  | SiA906EDJ | 20 | 4.5 | 46 | 3.5 | $2 \times 2$ |
| AOS | AON7804 | 30 | 22 | 26 | 7.5 | $3 \times 3$ |
|  | AON7826 | 20 | 22 | 26 | 6 | $3 \times 3$ |
|  | AO6800 | 30 | 3.4 | 70 | 4.7 | $3 \times 3$ |
|  | AON2800 | 20 | 4.5 | 47 | 4.1 | $2 \times 2$ |

## PROGRAMMING THE UVLO INPUT

The precision enable input can be used to program the UVLO threshold of the input voltage, as shown in Figure 33. To limit

## Preliminary Technical Data

the degradation of the input voltage accuracy due to the internal $1 \mathrm{M} \Omega$ pull-down resistor tolerance, ensure that the bottom resistor in the divider is not too large; a value of less than $50 \mathrm{k} \Omega$ is recommended.

The precision turn-on threshold is 0.8 V . The resistive voltage divider for the programmable $\mathrm{V}_{\text {IN }}$ start-up voltage is calculated as follows:

$$
\begin{aligned}
& V_{\text {IN_STARTUP }}= \\
& \left(0.8 \mathrm{nA}+\left(0.8 \mathrm{~V} / R_{\text {BOT_EN }}\right)\right) \times\left(R_{\text {TOP_EN }}+\frac{R_{\text {BOT_EN }} \times 1 \mathrm{M} \Omega}{R_{\text {BOT_EN }}+1 \mathrm{M} \Omega}\right)
\end{aligned}
$$

where:
$R_{\text {TOP_EN }}$ is the resistor from $\mathrm{V}_{\text {IN }}$ to $E N$.
$R_{B O T_{-} E N}$ is the resistor from EN to ground.

## COMPENSATION COMPONENTS DESIGN

For the peak current mode control architecture, the power stage can be simplified as a voltage controlled current source that supplies current to the output capacitor and load resistor. The simplified loop is composed of one domain pole and a zero contributed by the output capacitor ESR. The control-to-output transfer function is shown in the following equations:

$$
\begin{aligned}
& G_{v d}(s)=\frac{V_{O U T}(s)}{V_{C O M P}(s)}=A_{V I} \times R \times \frac{\left(1+\frac{s}{2 \times \pi \times f_{z}}\right)}{\left(1+\frac{s}{2 \times \pi \times f_{p}}\right)} \\
& f_{z}=\frac{1}{2 \times \pi \times R_{E S R} \times C_{O U T}} \\
& f_{p}=\frac{1}{2 \times \pi \times\left(R+R_{E S R}\right) \times C_{O U T}}
\end{aligned}
$$

where:
$A_{V I}=10 \mathrm{~A} / \mathrm{V}$ for Channel 1 or Channel 2, and 3.33 A/V for Channel 3 or Channel 4.
$R$ is the load resistance.
$R_{\text {ESR }}$ is the equivalent series resistance of the output capacitor. Cout is the output capacitance.

The ADP5053 uses a transconductance amplifier as the error amplifier to compensate the system. Figure 47 shows the simplified peak current mode control small signal circuit.


Figure 47. Simplified Peak Current Mode Control Small Signal Circuit
The compensation components, $\mathrm{R}_{\mathrm{c}}$ and $\mathrm{C}_{\mathrm{c}}$, contribute a zero; $\mathrm{R}_{\mathrm{C}}$ and the optional $\mathrm{C}_{\mathrm{CP}}$ contribute an optional pole.
The closed-loop transfer equation is as follows:

$$
T_{V}(s)=\frac{R_{B O T}}{R_{B O T}+R_{T O P}} \times \frac{-g_{m}}{C_{C}+C_{C P}} \times \frac{1+R_{C} \times C_{C} \times s}{s \times\left(1+\frac{R_{C} \times C_{C} \times C_{C P}}{C_{C}+C_{C P}} \times s\right)} \times G_{v d}(s)
$$

The following guidelines show how to select the compensation components ( $\mathrm{R}_{\mathrm{C}}, \mathrm{C}_{\mathrm{C}}$, and $\mathrm{C}_{\mathrm{CP}}$ ) for ceramic output capacitor applications.

1. Determine the cross frequency $\left(\mathrm{f}_{\mathrm{C}}\right)$. Generally, $\mathrm{f}_{\mathrm{C}}$ is between $\mathrm{f}_{\mathrm{sw}} / 12$ and $\mathrm{f}_{\mathrm{sw}} / 6$.
2. Calculate $R_{C}$ using the following equation:
$R_{C}=\frac{2 \times \pi \times V_{\text {OUT }} \times C_{\text {OUT }} \times f_{C}}{0.8 \mathrm{~V} \times g_{m} \times A_{V I}}$
3. Place the compensation zero at the domain pole $\left(\mathrm{f}_{\mathrm{p}}\right)$. Calculate $\mathrm{C}_{\mathrm{C}}$ using the following equation:

$$
C_{C}=\frac{\left(R+R_{\text {ESR }}\right) \times C_{O U T}}{R_{C}}
$$

4. $\mathrm{C}_{\mathrm{CP}}$ is optional. It can be used to cancel the zero caused by the ESR of the output capacitor. Calculate $\mathrm{C}_{\mathrm{CP}}$ using the following equation:

$$
C_{C P}=\frac{R_{E S R} \times C_{O U T}}{R_{C}}
$$

## POWER DISSIPATION

The total power dissipation in the ADP5053 simplifies to

$$
P_{D}=P_{\text {BUCK } 1}+P_{\text {BUCK } 2}+P_{\text {BUCK } 3}+P_{\text {BUCK } 4}
$$

## Buck Regulator Power Dissipation

The power dissipation ( $\mathrm{P}_{\mathrm{Loss}}$ ) for each buck regulator includes power switch conduction losses ( $\mathrm{P}_{\mathrm{CoND}}$ ), switching losses ( $\mathrm{P}_{\mathrm{sw}}$ ), and transition losses ( $\mathrm{P}_{\text {TRAN }}$ ). Other sources of power dissipation exist, but these sources are generally less significant at the high output currents of the application thermal limit.

Use the following equation to estimate the power dissipation of the buck regulator:

$$
P_{\text {LOSS }}=P_{\text {COND }}+P_{S W}+P_{\text {TRAN }}
$$

## Power Switch Conduction Loss ( $\mathbf{P}_{\text {Cond }}$ )

Power switch conduction losses are caused by the flow of output current through both the high-side and low-side power switches, each of which has its own internal on resistance ( $\mathrm{R}_{\mathrm{DSoN}}$ ).
Use the following equation to estimate the power switch conduction loss:

$$
P_{\text {COND }}=\left(R_{\text {DSON_HS }} \times D+R_{\text {DSON_LS }} \times(1-D)\right) \times \text { IoUT }^{2}
$$

where:
$R_{\text {DSON_HS }}$ is the on resistance of the high-side MOSFET. $R_{D S O N \_L S}$ is the on resistance of the low-side MOSFET. $D$ is the duty cycle ( $D=V_{\text {out }} / V_{I N}$ ).

## Switching Loss ( $\mathrm{P}_{\mathrm{sw}}$ )

Switching losses are associated with the current drawn by the driver to turn the power devices on and off at the switching frequency. Each time a power device gate is turned on or off, the driver transfers a charge from the input supply to the gate, and then from the gate to ground. Use the following equation to estimate the switching loss:

$$
P_{S W}=\left(C_{G A T E_{-} H S}+C_{G A T E_{-} L S}\right) \times V_{I N}{ }^{2} \times f_{S W}
$$

## where:

$C_{\text {GATE_HS }}$ is the gate capacitance of the high-side MOSFET.
$C_{G A T E \_L S}$ is the gate capacitance of the low-side MOSFET.
$f_{s w}$ is the switching frequency.

## Transition Loss ( $\mathbf{P}_{\text {traN }}$ )

Transition losses occur because the high-side MOSFET cannot turn on or off instantaneously. During a switch node transition, the MOSFET provides all the inductor current. The source-todrain voltage of the MOSFET is half the input voltage, resulting in power loss. Transition losses increase with both load and input voltage and occur twice for each switching cycle. Use the following equation to estimate the transition loss:

$$
P_{\text {TRAN }}=0.5 \times V_{\text {IN }} \times I_{\text {OUT }} \times\left(t_{R}+t_{F}\right) \times f_{S W}
$$

where:
$t_{R}$ is the rise time of the switch node.
$t_{F}$ is the fall time of the switch node.

## Thermal Shutdown

Channel 1 and Channel 2 store the value of the inductor current only during the on time of the internal high-side MOSFET.
Therefore, a small amount of power (as well as a small amount of input rms current) is dissipated inside the ADP5053, which reduces thermal constraints.

However, when Channel 1 and Channel 2 are operating under maximum load with high ambient temperature and high duty cycle, the input rms current can become very large and cause the junction temperature to exceed the maximum junction temperature of $125^{\circ} \mathrm{C}$. If the junction temperature exceeds $150^{\circ} \mathrm{C}$, the regulator enters thermal shutdown and recovers when the junction temperature falls below $135^{\circ} \mathrm{C}$.

## JUNCTION TEMPERATURE

The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to power dissipation, as shown in the following equation:

$$
T_{J}=T_{A}+T_{R}
$$

where:
$T_{J}$ is the junction temperature.
$T_{A}$ is the ambient temperature.
$T_{R}$ is the rise in temperature of the package due to power dissipation.
The rise in temperature of the package is directly proportional to the power dissipation in the package. The proportionality constant for this relationship is the thermal resistance from the junction of the die to the ambient temperature, as shown in the following equation:

$$
T_{R}=\theta_{J A} \times P_{D}
$$

where:
$T_{R}$ is the rise in temperature of the package.
$\theta_{I A}$ is the thermal resistance from the junction of the die to the ambient temperature of the package (see Table 6).
$P_{D}$ is the power dissipation in the package.
An important factor to consider is that the thermal resistance value is based on a 4 -layer, $4 \mathrm{inch} \times 3$ inch PCB with 2.5 oz . of copper, as specified in the JEDEC standard, whereas real-world applications may use PCBs with different dimensions and a different number of layers.
It is important to maximize the amount of copper used to remove heat from the device. Copper exposed to air dissipates heat better
than copper used in the inner layers. Connect the exposed pad to the ground plane with several vias.

## DESIGN EXAMPLE

This section provides an example of the step-by-step design procedures and the external components required for Channel 1. Table 13 lists the design requirements for this example.

Table 13. Example Design Requirements for Channel 1

| Parameter | Specification |
| :--- | :--- |
| Input Voltage | $\mathrm{V}_{\text {PIIN } 1}=12 \mathrm{~V} \pm 5 \%$ |
| Output Voltage | Vout1 $=1.2 \mathrm{~V}$ |
| Output Current | lout1 $=4 \mathrm{~A}$ |
| Output Ripple | $\Delta$ Vout1_RPPLE $=12 \mathrm{mV}$ in CCM mode |
| Load Transient | $\pm 5 \%$ at $20 \%$ to $80 \%$ load transient, $1 \mathrm{~A} / \mathrm{\mu s}$ |

Although this example shows step-by-step design procedures for Channel 1 , the procedures apply to all other buck regulator channels (Channel 2 to Channel 4).

## SETTING THE SWITCHING FREQUENCY

The first step is to determine the switching frequency for the ADP5053 design. In general, higher switching frequencies produce a smaller solution size due to the lower component values required, whereas lower switching frequencies result in higher conversion efficiency due to lower switching losses.
The switching frequency of the ADP5053 can be set to a value from 250 kHz to 1.4 MHz by connecting a resistor from the RT pin to ground. The selected resistor allows the user to make decisions based on the trade-off between efficiency and solution size. (For more information, see the Oscillator section.) However, the highest supported switching frequency must be assessed by checking the voltage conversion limitations enforced by the minimum on time and the minimum off time (see the Voltage Conversion Limitations section).
In this design example, a switching frequency of 600 kHz is used to achieve a good combination of small solution size and high conversion efficiency. To set the switching frequency to 600 kHz , use the following equation to calculate the resistor value, $\mathrm{R}_{\mathrm{R} \text { : }}$

$$
R_{R T}(\mathrm{k} \Omega)=\left[14,822 / f_{S W}(\mathrm{kHz})\right]^{1.081}
$$

Therefore, select standard resistor $\mathrm{R}_{\mathrm{RT}}=31.6 \mathrm{k} \Omega$.

## SETTING THE OUTPUT VOLTAGE

Select a $10 \mathrm{k} \Omega$ bottom resistor ( $\mathrm{R}_{\text {вот }}$ ) and then calculate the top feedback resistor using the following equation:

$$
R_{\text {BOT }}=R_{\text {TOP }} \times\left(V_{\text {REF }} /\left(V_{\text {OUT }}-V_{\text {REF }}\right)\right)
$$

where:
$V_{\text {REF }}$ is 0.8 V for Channel 1 .
$V_{\text {out }}$ is the output voltage.
To set the output voltage to 1.2 V , choose the following resistor values: $\mathrm{R}_{\text {тор }}=4.99 \mathrm{k} \Omega$, and $\mathrm{R}_{\text {вот }}=10 \mathrm{k} \Omega$.

## SETTING THE CURRENT LIMIT

For 4 A output current operation, the typical peak current limit is 6.44 A . For this example, choose $\mathrm{R}_{\text {шıм }}=22 \mathrm{k} \Omega$ (see Table 10). For more information, see the Current Limit Protection section.

## SELECTING THE INDUCTOR

The peak-to-peak inductor ripple current, $\Delta \mathrm{I}_{\mathrm{L}}$, is set to $35 \%$ of the maximum output current. Use the following equation to estimate the value of the inductor:

$$
L=\left[\left(V_{\text {IN }}-V_{\text {out }}\right) \times D\right] /\left(\Delta I_{L} \times f_{\text {sw }}\right)
$$

where:
$V_{I N}=12 \mathrm{~V}$.
$V_{\text {out }}=1.2 \mathrm{~V}$.
$D$ is the duty cycle ( $D=V_{\text {OUT }} / V_{I N}=0.1$ ).
$\Delta I_{L}=35 \% \times 4 \mathrm{~A}=1.4 \mathrm{~A}$.
$f_{S W}=600 \mathrm{kHz}$.
The resulting value for L is $1.28 \mu \mathrm{H}$. The closest standard inductor value is $1.5 \mu \mathrm{H}$; therefore, the inductor ripple current, $\Delta \mathrm{I}_{\mathrm{L}}$, is 1.2 A .

The peak inductor current is calculated using the following equation:

$$
I_{\text {PEAK }}=I_{\text {OUT }}+\left(\Delta I_{L} / 2\right)
$$

The calculated peak current for the inductor is 4.6 A .
The rms current of the inductor can be calculated using the following equation:

$$
I_{R M S}=\sqrt{I_{O U T}{ }^{2}+\frac{\Delta I_{L}^{2}}{12}}
$$

The rms current of the inductor is approximately 4.02 A .
Therefore, an inductor with a minimum rms current rating of 4.02 A and a minimum saturation current rating of 4.6 A is required. However, to prevent the inductor from reaching its saturation point in current limit conditions, it is recommended that the inductor saturation current be higher than the maximum peak current limit, typically 7.48 A , for reliable operation.
Based on these requirements and recommendations, the TOKO FDV0530-1R5, with a DCR of $13.5 \mathrm{~m} \Omega$, is selected for this design.

## SELECTING THE OUTPUT CAPACITOR

The output capacitor must meet the output voltage ripple and load transient requirements. To meet the output voltage ripple requirement, use the following equations to calculate the ESR and capacitance:

$$
\begin{aligned}
& C_{\text {OUT_RIPPLE }=\frac{\Delta I_{L}}{8 \times f_{S W} \times \Delta V_{\text {OUT_RIPPLE }}}}^{R_{E S R}=\frac{\Delta V_{\text {OUT_RIPPLE }}}{\Delta I_{L}}}=\$ \text {. }
\end{aligned}
$$

The calculated capacitance, Cout_ripple, is $20.8 \mu \mathrm{~F}$, and the calculated $R_{E S R}$ is $10 \mathrm{~m} \Omega$.

To meet the $\pm 5 \%$ overshoot and undershoot requirements, use the following equations to calculate the capacitance:

$$
\begin{aligned}
& C_{\text {OUT_UV }}=\frac{K_{U V} \times \Delta I_{\text {STEP }}^{2} \times L}{2 \times\left(V_{\text {IN }}-V_{\text {OUT }}\right) \times \Delta V_{\text {OUT_UV }}} \\
& C_{\text {OUT_OV }}=\frac{K_{\text {OV }} \times \Delta I_{\text {STEP }}{ }^{2} \times L}{\left(V_{\text {OUT }}+\Delta V_{\text {OUT_OV }}\right)^{2}-V_{\text {OUT }^{2}}{ }^{2}}
\end{aligned}
$$

For estimation purposes, use $\mathrm{K}_{\mathrm{OV}}=\mathrm{K}_{\mathrm{UV}}=2$; therefore, Cout_ov $=117 \mu \mathrm{~F}$ and Cout_uv $=13.3 \mu \mathrm{~F}$.

The ESR of the output capacitor must be less than $13.3 \mathrm{~m} \Omega$, and the output capacitance must be greater than $117 \mu \mathrm{~F}$. It is recommended that three ceramic capacitors be used ( $47 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 6.3 \mathrm{~V}$ ), such as the GRM21BR60J476ME15 from Murata with an ESR of $2 \mathrm{~m} \Omega$.

## SELECTING THE LOW-SIDE MOSFET

A low $\mathrm{R}_{\mathrm{DSON}} \mathrm{N}$-channel MOSFET must be selected for high efficiency solutions. The MOSFET breakdown voltage ( $\mathrm{V}_{\mathrm{DS}}$ ) must be greater than $1.2 \times \mathrm{V}_{\text {IN }}$, and the drain current must be greater than $1.2 \times \mathrm{I}_{\text {Limit_max }}$.
It is recommended that a 20 V , dual N -channel MOSFET, such as the Si7232DN from Vishay, be used for both Channel 1 and Channel 2. The $\mathrm{R}_{\text {DSON }}$ of the Si 7232 DN at 4.5 V driver voltage is $16.4 \mathrm{~m} \Omega$, and the total gate charge is 12 nC .

## DESIGNING THE COMPENSATION NETWORK

For better load transient and stability performance, set the cross frequency, $\mathrm{f}_{\mathrm{C}}$, to $\mathrm{f}_{\mathrm{SW}} / 10$. In this example, $\mathrm{f}_{\mathrm{SW}}$ is set to 600 kHz ; therefore, $\mathrm{f}_{\mathrm{C}}$ is set to 60 kHz .

For the 1.2 V output rail, the $47 \mu \mathrm{~F}$ ceramic output capacitor has a derated value of $40 \mu \mathrm{~F}$.

$$
\begin{aligned}
& R_{C}=\frac{2 \times \pi \times 1.2 \mathrm{~V} \times 3 \times 40 \mu \mathrm{~F} \times 60 \mathrm{kHz}}{0.8 \mathrm{~V} \times 470 \mu \mathrm{~S} \times 10 \mathrm{~A} / \mathrm{V}}=14.4 \mathrm{k} \Omega \\
& C_{C}=\frac{(0.3 \Omega+0.001 \Omega) \times 3 \times 40 \mu \mathrm{~F}}{14.4 \mathrm{k} \Omega}=2.51 \mathrm{nF}
\end{aligned}
$$

$$
C_{C P}=\frac{0.001 \Omega \times 3 \times 40 \mu \mathrm{~F}}{14.4 \mathrm{k} \Omega}=8.3 \mathrm{pF}
$$

Choose standard components: $\mathrm{R}_{\mathrm{C}}=15 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{C}}=2.7 \mathrm{nF}$. $\mathrm{C}_{\mathrm{CP}}$ is optional.

Figure 48 shows the Bode plot for the 1.2 V output rail. The cross frequency is 62 kHz , and the phase margin is $58^{\circ}$. Figure 49 shows the load transient waveform.


Figure 48. Bode Plot for 1.2 V Output


Figure 49. 0.8 A to 3.2 A Load Transient for 1.2 V Output

## SELECTING THE SOFT START TIME

The soft start feature allows the output voltage to ramp up in a controlled manner, eliminating output voltage overshoot during soft start and limiting the inrush current.
The SS12 pin can be used to program a soft start time of 2 ms , 4 ms , or 8 ms and can also be used to configure parallel operation of Channel 1 and Channel 2. For more information, see the Soft Start section and Table 9.

## SELECTING THE INPUT CAPACITOR

For the input capacitor, select a ceramic capacitor with a minimum value of $10 \mu \mathrm{~F}$; place the input capacitor close to the PVIN1 pin. In this example, one $10 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 25 \mathrm{~V}$ ceramic capacitor is recommended.

## RECOMMENDED EXTERNAL COMPONENTS

Table 14 lists the recommended external components for 4 A applications used with Channel 1 and Channel 2 of the ADP5053. Table 15 lists the recommended external components for 1.2 A applications used with Channel 3 and Channel 4.

Table 14. Recommended External Components for Typical 4 A Applications, Channel 1 and Channel 2 ( $\pm 1 \%$ Output Ripple, $\pm 7.5 \%$ Tolerance at $\sim \mathbf{6 0 \%}$ Step Transient)

| $\mathbf{f s w}_{\text {sw }}(\mathbf{k H z})$ | Iout (A) | $\mathrm{V}_{\text {IN }}(\mathrm{V})$ | Vout (V) | $\mathrm{L}(\mu \mathrm{H})$ | Cout ( $\mu \mathrm{F}$ ) | $\mathrm{R}_{\text {TOP }}(\mathbf{k} \Omega$ ) | $\mathrm{R}_{\text {Bot }}(\mathrm{k} \boldsymbol{\Omega}$ ) | $\mathrm{Rc}_{\mathrm{c}}(\mathrm{k}$ ) $)$ | $\mathrm{C}_{\mathrm{c}}(\mathrm{pF})$ | Dual FET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 300 | 4 | 12 (or 5) | 1.2 | 3.3 | $2 \times 100^{1}$ | 4.99 | 10 | 10 | 4700 | Si7232DN |
|  |  | 12 (or 5) | 1.5 | 3.3 | $2 \times 100^{1}$ | 8.87 | 10.2 | 10 | 4700 | Si7232DN |
|  |  | 12 (or 5) | 1.8 | 3.3 | $3 \times 47^{2}$ | 12.7 | 10.2 | 6.81 | 4700 | Si7232DN |
|  |  | 12 (or 5) | 2.5 | 4.7 | $3 \times 47^{2}$ | 21.5 | 10.2 | 10 | 4700 | Si7232DN |
|  |  | 12 (or 5) | 3.3 | 6.8 | $3 \times 47^{2}$ | 31.6 | 10.2 | 10 | 4700 | Si7232DN |
|  |  | 12 | 5.0 | 6.8 | $47^{3}$ | 52.3 | 10 | 4.7 | 4700 | Si7232DN |
| 600 | 4 | 12 (or 5) | 1.2 | 1.5 | $2 \times 47^{2}$ | 4.99 | 10 | 10 | 2700 | Si7232DN |
|  |  | 12 (or 5) | 1.5 | 1.5 | $2 \times 47^{2}$ | 8.87 | 10.2 | 10 | 2700 | Si7232DN |
|  |  | 12 (or 5) | 1.8 | 2.2 | $2 \times 47^{2}$ | 12.7 | 10.2 | 10 | 2700 | Si7232DN |
|  |  | 12 (or 5) | 2.5 | 2.2 | $2 \times 47^{2}$ | 21.5 | 10.2 | 10 | 2700 | Si7232DN |
|  |  | 12 (or 5) | 3.3 | 3.3 | $2 \times 47^{2}$ | 31.6 | 10.2 | 15 | 2700 | Si7232DN |
|  |  | 12 | 5.0 | 3.3 | $47^{3}$ | 52.3 | 10 | 10 | 2700 | Si7232DN |
| 1000 | 4 | 5 | 1.2 | 1.0 | $2 \times 47^{2}$ | 4.99 | 10 | 15 | 1500 | Si7232DN |
|  |  | 5 | 1.5 | 1.0 | $2 \times 47^{2}$ | 8.87 | 10.2 | 15 | 1500 | Si7232DN |
|  |  | 12 (or 5) | 1.8 | 1.0 | $47^{2}$ | 12.7 | 10.2 | 10 | 1500 | Si7232DN |
|  |  | 12 (or 5) | 2.5 | 1.5 | $47^{2}$ | 21.5 | 10.2 | 10 | 1500 | Si7232DN |
|  |  | 12 (or 5) | 3.3 | 1.5 | $47^{2}$ | 31.6 | 10.2 | 10 | 1500 | Si7232DN |
|  |  | 12 | 5.0 | 2.2 | $47^{3}$ | 52.3 | 10 | 15 | 1500 | Si7232DN |

${ }^{1} 100 \mu \mathrm{~F}$ capacitor: Murata GRM31CR60J107ME39 (6.3 V, X5R, 1206).
${ }^{2} 47 \mu \mathrm{~F}$ capacitor: Murata GRM21BR60J476ME15 (6.3 V, X5R, 0805).
${ }^{3} 47 \mu \mathrm{~F}$ capacitor: Murata GRM31CR61A476ME15 (10 V, X5R, 1206).

Table 15. Recommended External Components for Typical 1.2 A Applications, Channel 3 and Channel 4 ( $\pm 1 \%$ Output Ripple, $\pm 7.5 \%$ Tolerance at $\sim \mathbf{6 0 \%}$ Step Transient)

| $\mathrm{f}_{\text {sw }}(\mathrm{kHz}$ ) | Iout (A) | $\mathbf{V}_{\text {IN }}(\mathrm{V})$ | Vout (V) | $L(\mu \mathrm{H})$ | Cout ( $\mu \mathrm{F}$ ) | $\mathrm{R}_{\text {TOP }}(\mathrm{k} \Omega$ ) | $\mathrm{R}_{\text {вот }}(\mathrm{k} \Omega$ ) | $\mathrm{R}_{\mathrm{c}}(\mathrm{k} \Omega)$ | $\mathrm{C}_{\mathrm{c}}(\mathrm{pF})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 300 | 1.2 | 12 (or 5) | 1.2 | 10 | $2 \times 22^{1}$ | 4.99 | 10 | 6.81 | 4700 |
|  |  | 12 (or 5) | 1.5 | 10 | $2 \times 22^{1}$ | 8.87 | 10.2 | 6.81 | 4700 |
|  |  | 12 (or 5) | 1.8 | 15 | $2 \times 22^{1}$ | 12.7 | 10.2 | 6.81 | 4700 |
|  |  | 12 (or 5) | 2.5 | 15 | $2 \times 22^{1}$ | 21.5 | 10.2 | 6.81 | 4700 |
|  |  | 12 (or 5) | 3.3 | 22 | $2 \times 22^{1}$ | 31.6 | 10.2 | 6.81 | 4700 |
|  |  | 12 | 5.0 | 22 | $22^{2}$ | 52.3 | 10 | 6.81 | 4700 |
| 600 | 1.2 | 12 (or 5) | 1.2 | 4.7 | $22^{1}$ | 4.99 | 10 | 6.81 | 2700 |
|  |  | 12 (or 5) | 1.5 | 6.8 | $22^{1}$ | 8.87 | 10.2 | 6.81 | 2700 |
|  |  | 12 (or 5) | 1.8 | 6.8 | $22^{1}$ | 12.7 | 10.2 | 6.81 | 2700 |
|  |  | 12 (or 5) | 2.5 | 10 | $22^{1}$ | 21.5 | 10.2 | 6.81 | 2700 |
|  |  | 12 (or 5) | 3.3 | 10 | $22^{1}$ | 31.6 | 10.2 | 6.81 | 2700 |
|  |  | 12 | 5.0 | 10 | $22^{2}$ | 52.3 | 10 | 6.81 | 2700 |
| 1000 | 1.2 | 5 | 1.2 | 2.2 | $22^{1}$ | 4.99 | 10 | 10 | 1800 |
|  |  | 12 (or 5) | 1.5 | 3.3 | $22^{1}$ | 8.87 | 10.2 | 10 | 1800 |
|  |  | 12 (or 5) | 1.8 | 4.7 | $22^{1}$ | 12.7 | 10.2 | 10 | 1800 |
|  |  | 12 (or 5) | 2.5 | 4.7 | $22^{1}$ | 21.5 | 10.2 | 10 | 1800 |
|  |  | $12 \text { (or 5) }$ | 3.3 | $6.8$ | $22^{1}$ | $31.6$ | 10.2 | 10 | 1800 |
|  |  | $12$ | 5.0 | 6.8 | $22^{2}$ | 52.3 | 10 | 15 | 1800 |

[^0]${ }^{2} 22 \mu \mathrm{~F}$ capacitor: Murata GRM219R61A226MEAO (10 V, X5R, 0805).

## CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Good circuit board layout is essential to obtain the best performance from the ADP5053 (see Figure 51). Poor layout can affect the regulation and stability of the part, as well as the electromagnetic interference (EMI) and electromagnetic compatibility (EMC) performance. Refer to the following guidelines for a good PCB layout.

- Place the input capacitor, inductor, MOSFET, output capacitor, and bootstrap capacitor close to the IC.
- Use short, thick traces to connect the input capacitors to the PVINx pins, and use dedicated power ground to connect the input and output capacitor grounds to minimize the connection length.
- Use several high current vias, if required, to connect PVINx, PGNDx, and SWx to other power planes.
- Use short, thick traces to connect the inductors to the SWx pins and the output capacitors.
- Ensure that the high current loop traces are as short and wide as possible. Figure 50 shows the high current path.
- Maximize the amount of ground metal for the exposed pad, and use as many vias as possible on the component side to improve thermal dissipation.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise interference on sensitive circuit nodes.
- Place the decoupling capacitors close to the VREG and VDD pins.
- Place the frequency setting resistor close to the RT pin.
- Place the feedback resistor divider close to the FBx pin. In addition, keep the FBx traces away from the high current traces and the switch node to avoid noise pickup.
- Use 0402 or 0603 size resistors and capacitors to achieve the smallest possible footprint solution on boards where space is limited.


Figure 50. Typical Circuit with High Current Traces Shown in Blue


Figure 51. Typical PCB Layout for the ADP5053

## TYPICAL APPLICATION CIRCUITS



Figure 52. Typical Femtocell Application, 600 kHz Switching Frequency, Fixed Output Model


Figure 53. Typical FPGA Application, 600 kHz Switching Frequency, Adjustable Output Model


Figure 54. Typical Channel 1/Channel 2 Parallel Output Application, 600 kHz Switching Frequency, Adjustable Output Model

## FACTORY PROGRAMMABLE OPTIONS

Table 16 to Table 30 list the options that can be programmed into the ADP5053 when it is ordered from Analog Devices. For a list of the default options, see Table 31. To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.

Table 16. Output Voltage Options for Channel 1 (Fixed Output Options: 0.85 V to 1.6 V in 25 mV Increments)

| Option | Description |
| :--- | :--- |
| Option 0 | 0.8 V adjustable output (default) |
| Option 1 | 0.85 V fixed output |
| Option 2 | 0.875 V fixed output |
| $\ldots$ | $\ldots$ |
| Option 30 | 1.575 V fixed output |
| Option 31 | 1.6 V fixed output |

Table 17. Output Voltage Options for Channel 2 (Fixed Output Options: 3.3 V to 5.0 V in $300 \mathrm{mV} / 200 \mathrm{mV}$ Increments)

| Option | Description |
| :--- | :--- |
| Option 0 | 0.8 V adjustable output (default) |
| Option 1 | 3.3 V fixed output |
| Option 2 | 3.6 V fixed output |
| Option 3 | 3.9 V fixed output |
| Option 4 | 4.2 V fixed output |
| Option 5 | 4.5 V fixed output |
| Option 6 | 4.8 V fixed output |
| Option 7 | 5.0 V fixed output |

Table 18. Output Voltage Options for Channel 3 (Fixed Output Options: 1.2 V to 1.8 V in 100 mV Increments)

| Option | Description |
| :--- | :--- |
| Option 0 | 0.8 V adjustable output (default) |
| Option 1 | 1.2 V fixed output |
| Option 2 | 1.3 V fixed output |
| Option 3 | 1.4 V fixed output |
| Option 4 | 1.5 V fixed output |
| Option 5 | 1.6 V fixed output |
| Option 6 | 1.7 V fixed output |
| Option 7 | 1.8 V fixed output |

Table 19. Output Voltage Options for Channel 4 (Fixed Output Options: 2.5 V to 5.5 V in 100 mV Increments)

| Option | Description |
| :--- | :--- |
| Option 0 | 0.8 V adjustable output (default) |
| Option 1 | 2.5 V fixed output |
| Option 2 | 2.6 V fixed output |
| $\ldots$ | $\ldots$ |
| Option 30 | 5.4 V fixed output |
| Option 31 | 5.5 V fixed output |

Table 20. PWRGD Pin (Pin 20) Output Options

| Option | Description |
| :--- | :--- |
| Option 0 | No monitoring of any channel |
| Option 1 | Monitor Channel 1 output (default) |
| Option 2 | Monitor Channel 2 output |
| Option 3 | Monitor Channel 1 and Channel 2 outputs |
| Option 4 | Monitor Channel 3 output |
| Option 5 | Monitor Channel 1 and Channel 3 outputs |
| Option 6 | Monitor Channel 2 and Channel 3 outputs <br> Option 7 <br> Monitor Channel 1, Channel 2, and Channel 3 <br> outputs <br> Option 8 <br> Option 9 |
| Option 10 | Monitor Channel 4 output <br> Monitor Channel 2 and Channel 4 outputs |
| Option 11 | Monitor Channel 1, Channel 2, and Channel 4 <br> outputs <br> Option 12 |
| Monitor Channel 3 and Channel 4 outputs |  |
| Option 13 Monitor Channel 1, Channel 3, and Channel 4 |  |
| Option 14 | outputs <br> Monitor Channel 2, Channel 3, and Channel 4 <br> outputs <br> Monitor Channel 1, Channel 2, Channel 3, and <br> Channel 4 outputs |

Table 21. Output Discharge Function Options

| Option | Description |
| :--- | :--- |
| Option 0 | Output discharge function disabled for all four <br> buck regulators <br> Option 1Output discharge function enabled for all four <br> buck regulators (default) |

Table 22. Switching Frequency Options for Channel 1

| Option | Description |
| :--- | :--- |
| Option 0 | $1 \times$ switching frequency set by the RT pin (default) |
| Option 1 | $1 / 2 \times$ switching frequency set by the RT pin |

Table 23. Switching Frequency Options for Channel 3

| Option | Description |
| :--- | :--- |
| Option 0 | $1 \times$ switching frequency set by the RT pin (default) |
| Option 1 | $1 / 2 \times$ switching frequency set by the RT pin |

Table 24. SYNC/MODE Pin (Pin 43) Function Options

| Option | Description |
| :--- | :--- |
| Option 0 | Forced PWM/automatic PWM/PSM mode setting <br> with the ability to synchronize to an external clock <br> Option 1 <br> Generate a clock signal equal to the master <br> frequency set by the RT pin |

## Preliminary Technical Data

Table 25. Hiccup Protection Options for the Four Buck
Regulators

| Option | Description |
| :--- | :--- |
| Option 0 | Hiccup protection enabled for overcurrent events <br> (default) |
| Option 1 | Hiccup protection disabled; frequency Foldback <br> protection only for overcurrent events |

Table 26. Short-Circuit Latch-Off Function Options for the Four Buck Regulators

| Option | Description |
| :--- | :--- |
| Option 0 | Latch-off function disabled for output short- <br> circuit events (default) <br> Option 1 <br> Latch-off function enabled for output short- <br> circuit events |
| Table 27. Overvoltage Latch-Off Function Options for the |  |
| Four Buck Regulators |  | | Option | Description |
| :--- | :--- |
| Option 0 | Latch-off function disabled for output <br> overvoltage events (default) <br> Oatch-off function enabled for output <br> overvoltage events |

Table 28. Reset Timeout Period Options

| Option | Description |
| :--- | :--- |
| Option 0 | 1.4 ms |
| Option 1 | 28 ms |
| Option 2 | 200 ms (default) |
| Option 3 | 1.6 sec |

Table 29. Watchdog Timeout Period Options

| Option | Description |
| :--- | :--- |
| Option 0 | 6.3 ms |
| Option 1 | 102 ms |
| Option 2 | 1.6 sec (default) |
| Option 3 | 25.6 sec |

Table 30. Manual Reset Input Mode Options

| Option | Description |
| :--- | :--- |
| Option 0 | Processor manual reset mode (default) |


| Option 1 | Power on/off switch mode |
| :--- | :--- |

## FACTORY DEFAULT OPTIONS

Table 31 lists the factory default options programmed into the ADP5053 when the device is ordered (see the Ordering Guide). To order the device with options other than the default options, contact your local Analog Devices sales or distribution representative. Table 16 to Table 30 list all available options for the device.

Table 31. Factory Default Options

| Option | Default Value |
| :--- | :--- |
| Channel 1 Output Voltage | 0.8 V adjustable output |
| Channel 2 Output Voltage | 0.8 V adjustable output |
| Channel 3 Output Voltage | 0.8 V adjustable output |
| Channel 4 Output Voltage | 0.8 V adjustable output |
| PWRGD Pin (Pin 20) Output | Monitor Channel 1 output |
| Output Discharge Function | Enabled for all four buck |
|  | regulators |
| Switching Frequency on | $1 \times$ switching frequency set by |
| $\quad$ Channel 1 | the RT pin |
| Switching Frequency on | $1 / 2 \times$ switching frequency set by |
| Channel 3 | the RT pin |
| SYNC/MODE Pin (Pin 43) | Forced PWM/automatic |
| Function | PWM/PSM mode setting with |
|  | the ability to synchronize to an |
| external clock |  |
| Hiccup Protection | Enabled for overcurrent events |
| Short-Circuit Latch-Off | Disabled for output short-circuit |
| Function | events |
| Overvoltage Latch-Off | Disabled for output overvoltage |
| Function | events |
| Reset Timeout Period | 200 ms |
| Watchdog Timeout Period | 1.6 sec |
| Manual Reset Input Mode | Processor manual reset mode |

## OUTLINE DIMENSIONS


*COMPLIANT TO JEDEC STANDARDS MO-220-WKKD-2
WITH THE EXCEPTION OF THE EXPOSED PAD DIMENSION.
Figure 55. 48-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
$7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Body, Very Very Thin Quad
(CP-48-13)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option $^{2}$ |
| :--- | :--- | :--- | :--- |
| ADP5053ACPZ-R7 <br> ADP5053-EVALZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP_WQ] <br> Evaluation Board | CP-48-13 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ Table 31 lists the factory default options for the device. For a list of factory programmable options, see the Factory Programmable Options section. To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.

## NOTES


[^0]:    ${ }^{1} 22 \mu \mathrm{~F}$ capacitor: Murata GRM188R60J226MEA0 (6.3 V, X5R, 0603).

