

# $0.5~\Omega$ CMOS 1.65 V to 3.6 V Dual SPDT/2:1 Mux in Mini LFCSP Package

Data Sheet ADG824

#### **FEATURES**

0.5  $\Omega$  typical on resistance 0.85  $\Omega$  maximum on resistance at 85°C 1.65 V to 3.6 V operation High current carrying capability: 300 mA continuous Rail-to-rail switching operation Fast switching times: <20 ns Typical power consumption: (<0.1  $\mu$ W) 1.3 mm  $\times$  1.6 mm mini LFCSP package

### **APPLICATIONS**

Cellular phones
PDAs
MP3 players
Power routing
Battery-powered systems
PCMCIA cards
Modems
Audio and video signal routing
Communication systems

#### **GENERAL DESCRIPTION**


The ADG824 is a low voltage CMOS device containing two independently selectable single-pole, double throw (SPDT) switches. This device offers ultralow on resistance of less than 0.85  $\Omega$  over the full temperature range. The ADG824 is fully specified for 3.3 V, 2.5 V, and 1.8 V supply operation.

Each switch conducts equally well in both directions when on, and has an input signal range that extends to the supplies. The ADG824 exhibits break-before-make switching action.

The low on resistance of the ADG824 makes this device ideal for audio switching. In addition, a data rate of 180 Mbps makes the device suitable for USB low speed (1.5 Mbps) and full speed (12 Mbps) data switching.

The ADG824 is available in a 1.3 mm  $\times$  1.6 mm, 10-lead mini LFCSP package.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PRODUCT HIGHLIGHTS**

- 1.  $< 0.85 \Omega$  over the full temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.
- 2. Single 1.65 V to 3.6 V operation.
- 3. 1.8 V logic compatible.
- High current carrying capability (300 mA continuous current at 3.3 V).
- 5. Low THD + N (0.06% typical).
- 6. 1.3 mm × 1.6 mm mini LFCSP package.

### **TABLE OF CONTENTS**

Changes to On Resistance,  $R_{ON}$  Parameter, On Resistance Match Between Channels,  $\Delta R_{ON}$  Parameter, and On Resistance

Changes to On Resistance,  $R_{\rm ON}$  Parameter, Table 3 ....... 5

Features1	ESD Caution6
Applications1	Pin Configuration and Function Descriptions7
Functional Block Diagram1	Typical Performance Characteristics8
General Description1	Test Circuits
Product Highlights1	Terminology
Revision History2	Outline Dimensions14
Specifications3	Ordering Guide14
Absolute Maximum Ratings6	
REVISION HISTORY	
3/12—Rev. B to Rev. C	1/09—Rev. A to Rev. B
Changes to Features Section, General Description Section, and	Changes to On Resistance Match Between Channels, $\Delta R_{\text{ON}}$
Product Highlights Section1	Parameter, Table 13
Changes to On Resistance, Ron Parameter and On Resistance	Updated Outline Dimensions14
Match Between Channels, ΔR <sub>ON</sub> Parameter, Table 1	Changes to Ordering Guide14

4/08—Revision 0: Initial Version

Changes to Digital Inputs Parameter, Table 1......3

Changes to Digital Inputs Parameter, Table 2......4

Changes to Digital Inputs Parameter, Table 3......5

7/08—Rev. 0 to Rev. A

# **SPECIFICATIONS**

 $V_{\rm DD}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 to V <sub>DD</sub>	V		
On Resistance, Ron	0.5		Ωtyp	$V_{DD} = 2.7 \text{ V, } V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA; see Figure 19}$	
	0.8	0.85	Ω max		
On Resistance Match Between	0.003		Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0.65 \text{ V}, I_{DS} = 100 \text{ mA}$	
Channels, ΔR <sub>ON</sub>		0.04	Ω max		
On Resistance Flatness, R <sub>FLAT (ON)</sub>	0.13		Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}$	
		0.2	Ω max		
LEAKAGE CURRENTS				V <sub>DD</sub> = 3.6 V	
Source Off Leakage, Is (Off)	±0.2		nA typ	$V_S = 0.6 \text{ V/3.3 V}, V_D = 3.3 \text{ V/0.6 V}; \text{ see Figure 20}$	
Channel On Leakage, ID, Is (On)	±0.2		nA typ	$V_S = V_D = 0.6 \text{ V or } 3.3 \text{ V; see Figure } 21$	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		1.35	V min		
Input Low Voltage, V <sub>INL</sub>		0.8	V max		
Input Current					
Inl or linh	0.005		μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$	
		±0.1	μA max	$V_{IN} = V_{GND}$ or $V_{DD}$	
Digital Input Capacitance, C <sub>IN</sub>	2.7		pF typ		
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	7		ns typ	$R_L = 50 \Omega, C_L = 35 pF$	
	9.5	10.8	ns max	$V_S = 2 \text{ V/0 V}$ ; see Figure 22	
toff	6		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	7.7	8.6	ns max	$V_S = 2 \text{ V}$ ; see Figure 22	
Break-Before-Make Time Delay, t <sub>BBM</sub>	3.5		ns typ	$R_L = 50 \Omega, C_L = 35 pF$	
		2	ns min	$V_{S1} = V_{S2} = 2 \text{ V}$ ; see Figure 23	
Charge Injection, QINJ	27		pC typ	$V_S = 1.5 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 24	
Off Isolation	-71		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 25	
Channel-to-Channel Crosstalk	-90		dB typ	S1A to S2A/S1B to S2B, $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26	
	-67		dB typ	S1A to S1B/S2A to S2B, $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 27	
Total Harmonic Distortion, THD + N	0.06		%	$R_L = 33 \Omega$ , $f = 20 Hz$ to 20 kHz, $V_S = 2 V p-p$	
Insertion Loss	-0.05		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28	
–3 dB Bandwidth	90		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28	
C <sub>s</sub> (Off)	25		pF typ		
C <sub>D</sub> , C <sub>S</sub> (On)	58		pF typ		
POWER REQUIREMENTS			1 71	V <sub>DD</sub> = 3.6 V	
- · · · · · · · · · · · · · · · · · · ·	1		1		
$I_{DD}$	0.003		μA typ	Digital inputs = 0 V or 3.6 V	

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design; not subject to production test.

 $V_{DD}$  = 2.5 V  $\pm$  0.2 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 to V <sub>DD</sub>	V		
On Resistance, R <sub>ON</sub>	0.65		Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}; \text{ see Figure 19}$	
	0.95	1.0	Ω max		
On Resistance Match Between	0.005		Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0.7 \text{ V}, I_{DS} = 100 \text{ mA}$	
Channels, ΔR <sub>ON</sub>		0.04	Ω max		
On Resistance Flatness, R <sub>FLAT (ON)</sub>	0.2		Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}$	
		0.35	Ω max		
LEAKAGE CURRENTS				$V_{DD} = 2.7 \text{ V}$	
Source Off Leakage, Is (Off)	±0.2		nA typ	$V_S = 0.6 \text{ V}/2.4 \text{ V}, V_D = 2.4 \text{ V}/0.6 \text{ V}; \text{ see Figure 20}$	
Channel On Leakage, ID, Is (On)	±0.2		nA typ	$V_S = V_D = 0.6 \text{ V or } 2.4 \text{ V; see Figure } 21$	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		1.3	V min		
Input Low Voltage, V <sub>INL</sub>		0.7	V max		
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$	
		±0.1	μA max	$V_{IN} = V_{GND}$ or $V_{DD}$	
Digital Input Capacitance, C <sub>IN</sub>	2.7		pF typ		
DYNAMIC CHARACTERISTICS <sup>1</sup>					
t <sub>on</sub>	9		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	11.5	12.4	ns max	V <sub>S</sub> = 1.5 V/0 V; see Figure 22	
t <sub>OFF</sub>	6		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	7.4	8	ns max	$V_S = 1.5 \text{ V}$ ; see Figure 22	
Break-Before-Make Time Delay, t <sub>BBM</sub>	5		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
		3	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V}$ ; see Figure 23	
Charge Injection, Q <sub>INJ</sub>	21		pC typ	$V_S = 1.5 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 24	
Off Isolation	-71		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 25	
Channel-to-Channel Crosstalk	-90		dB typ	S1A to S2A/S1B to S2B, $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26	
	-71		dB typ	S1A to S1B/S2A to S2B, $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 27	
Total Harmonic Distortion, THD + N	0.1		%	$R_L = 33 \Omega$ , $f = 20 Hz$ to $20 kHz$ , $V_S = 1.5 V p-p$	
Insertion Loss	-0.065		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28	
–3 dB Bandwidth	90		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28	
C <sub>s</sub> (Off)	25		pF typ		
$C_D$ , $C_S$ (On)	60		pF typ		
POWER REQUIREMENTS				$V_{DD} = 2.7 \text{ V}$	
I <sub>DD</sub>	0.003		μA typ	Digital inputs = 0 V or 2.7 V	
		1	μA max		

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

 $V_{\rm DD}$  = 1.65 V to 1.95 V, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 to V <sub>DD</sub>	V		
On Resistance, R <sub>ON</sub>	1.3		Ω typ	$V_{DD} = 1.8 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}; \text{ see Figure 19}$	
	2	2.4	Ω max		
	3.1	3.6	Ω max	$V_{DD} = 1.65 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_{DS} = 100 \text{ mA}; \text{ see Figure 19}$	
On Resistance Match Between	0.01		Ω typ	$V_{DD} = 1.65 \text{ V}, V_S = 0.7 \text{ V}, I_{DS} = 100 \text{ mA}$	
Channels, ΔR <sub>ON</sub>					
LEAKAGE CURRENTS				V <sub>DD</sub> = 1.95 V	
Source Off Leakage, Is (Off)	±0.2		nA typ	$V_S = 0.6 \text{ V}/1.65 \text{ V}, V_D = 1.65 \text{ V}/0.6 \text{ V}$ ; see Figure 20	
Channel On Leakage, ID, Is (On)	±0.2		nA typ	$V_S = V_D = 0.6 \text{ V or } 1.65 \text{ V}$ ; see Figure 21	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		0.65 V <sub>DD</sub>	V min		
Input Low Voltage, V <sub>INL</sub>		0.35 V <sub>DD</sub>	V max		
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$	
		±0.1	μA max	$V_{IN} = V_{GND}$ or $V_{DD}$	
Digital Input Capacitance, C <sub>IN</sub>	2.7		pF typ		
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	13		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	18.6	19.3	ns max	$V_S = 1.2 \text{ V/0 V}$ ; see Figure 22	
toff	7		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	9.8	10.2	ns max	V <sub>s</sub> = 1.2 V; see Figure 22	
Break-Before-Make Time Delay, t <sub>BBM</sub>	7.5		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
·		5	ns min	$V_{S1} = V_{S2} = 1.2 \text{ V}$ ; see Figure 23	
Charge Injection, Q <sub>INJ</sub>	15		pC typ	$V_S = 1 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 24}$	
Off Isolation	<b>-71</b>		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 25	
Channel-to-Channel Crosstalk	-90		dB typ	S1A to S2A/S1B to S2B, $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26	
	-71		dB typ	S1A to S1B/S2A to S2B, $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 27	
Total Harmonic Distortion, THD + N	0.4		%	$R_L = 33 \Omega$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ , $V_S = 1.2 \text{ V p-p}$	
Insertion Loss	-0.1		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28	
-3 dB Bandwidth	90		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28	
C <sub>s</sub> (Off)	26		pF typ		
C <sub>D</sub> , C <sub>s</sub> (On)	61		pF typ		
POWER REQUIREMENTS			<u> </u>	V <sub>DD</sub> = 1.95 V	
I <sub>DD</sub>	0.003		μA typ	Digital inputs = 0 V or 1.95 V	
		1	μA max		

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design; not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

rable 4.				
Parameter	Rating			
V <sub>DD</sub> to GND	-0.3 V to +4.6 V			
Analog Inputs <sup>1</sup>	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$			
Digital Inputs <sup>1</sup>	-0.3 V to +4.6 V or 10 mA, whichever occurs first			
Peak Current, Sx or Dx Pins	Pulsed at 1 ms, 10% duty cycle max			
3.3 V Operation	500 mA			
2.5 V Operation	460 mA			
1.8 V Operation	420 mA			
Continuous Current, Sx or Dx Pins				
3.3 V Operation	300 mA			
2.5 V Operation	275 mA			
1.8 V Operation	250 mA			
Operating Temperature Range	-40°C to +85°C			
Storage Temperature Range	−65°C to +150°C			
Junction Temperature	150°C			
Mini LFCSP Package				
$\theta_{JA}$ Thermal Impedance (4-Layer Board)	131.6°C/W			
Reflow Soldering (Pb-Free)				
Peak Temperature	260°C			
Time at Peak Temperature	10 sec to 40 sec			
1 Overveltages at the INIV Cy or Dyning are glammed by internal diades				

<sup>&</sup>lt;sup>1</sup> Overvoltages at the INx, Sx, or Dx pins are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

### **Table 5. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	S1A	Source Terminal. This pin can be an input or an output.
2	D1	Drain Terminal. This pin can be an input or an output.
3	S1B	Source Terminal. This pin can be an input or an output.
4	IN1	Logic Control Input. This pin controls Switch S1A and Switch S1B to D1.
5	IN2	Logic Control Input. This pin controls Switch S2A and Switch S2B to D2.
6	V <sub>DD</sub>	Most Positive Power Supply Potential.
7	S2B	Source Terminal. This pin can be an input or an output.
8	D2	Drain Terminal. This pin can be an input or an output.
9	S2A	Source Terminal. This pin can be an input or an output.
10	GND	Ground (0 V) Reference.

### Table 6. ADG824 Truth Table

Logic (IN1/IN2)	Switch A (S1A or S2A)	Switch B (S1B or S2B)
0	Off	On
1	On	Off

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD}$  = 3.3 V ± 0.3 V




Figure 4. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD}$  = 2.5 V ± 0.2 V




Figure 5. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$ 




Figure 6. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 3.3 \text{ V}$ 




Figure 7. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 2.5 \text{ V}$ 




Figure 8. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 1.8 \text{ V}$ 




Figure 9. Leakage Current vs. Temperature,  $V_{DD} = 3.3 \text{ V}$ 




Figure 10. Leakage Current vs. Temperature,  $V_{DD} = 2.5 \text{ V}$ 




Figure 11. Leakage Current vs. Temperature,  $V_{DD} = 1.8 \text{ V}$ 




Figure 12. Charge Injection vs. Source Voltage




Figure 13. t<sub>ON</sub>/t<sub>OFF</sub> Times vs. Temperature




Figure 14. Bandwidth




Figure 15. Off Isolation vs. Frequency




Figure 16. Crosstalk vs. Frequency




Figure 17. Total Harmonic Distortion + Noise vs. Frequency






Figure 18. PSRR vs. Frequency

### **TEST CIRCUITS**








Figure 19. On Resistance

Figure 20. Off Leakage

Figure 21. On Leakage




Figure 22. Switching Times, ton, toff




Figure 23. Break-Before-Make Time Delay, t<sub>BBM</sub>




Figure 24. Charge Injection




Figure 25. Off Isolation




Figure 26. Channel-to-Channel Crosstalk (S1A to S2A/S1B to S2B)




Figure 27. Channel-to-Channel Crosstalk (S1A to S1B/S2A to S2B)




Figure 28. Bandwidth

### **TERMINOLOGY**

 $I_{DD}$ 

Positive supply current.

 $V_D(V_S)$ 

Analog voltage on Terminal D and Terminal S.

 $R_{ON}$ 

Ohmic resistance between Terminal D and Terminal S.

R<sub>FLAT</sub> (On)

The difference between the maximum and minimum values of on resistance as measured on the switch.

 $\Delta R_{ON}$ 

On resistance match between any two channels.

Is (Off)

Source leakage current with the switch off.

I<sub>D</sub> (Off)

Drain leakage current with the switch off.

 $I_D$ ,  $I_S$  (On)

Channel leakage current with the switch on.

 $\mathbf{V}_{\text{INL}}$ 

Maximum input voltage for Logic 0.

 $V_{\text{INH}} \\$ 

Minimum input voltage for Logic 1.

IINL (IINH)

Input current of the digital input.

Cs (Off)

Off switch source capacitance. Measured with reference to ground.

C<sub>D</sub>, C<sub>s</sub> (On)

On switch capacitance. Measured with reference to ground.

CIN

Digital input capacitance.

ton

Delay time between the 50% and 90% points of the digital input and switch on condition.

toff

Delay time between the 50% and 90% points of the digital input and switch off condition.

 $t_{\text{BBM}}$ 

On or off time measured between the 80% points of both switches when switching from one to another.

**Charge Injection** 

Measure of the glitch impulse transferred from the digital input to the analog output during on/off switching.

Off Isolation

Measure of unwanted signal coupling through an off switch.

Crosstalk

Measure of unwanted signal that is coupled from one channel to another as a result of parasitic capacitance.

-3 dB Bandwidth

Frequency at which the output is attenuated by 3 dB.

**Insertion Loss** 

The loss due to the on resistance of the switch.

THD + N

Ratio of the harmonics amplitude plus noise of a signal to the fundamental.

## **OUTLINE DIMENSIONS**




Figure 29. 10-Lead Lead Frame Chip Scale Package (LFCSP\_UQ) 1.3 mm × 1.6 mm Body, Ultra Thin Quad (CP-10-10) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
ADG824BCPZ-REEL7	-40°C to +85°C	10-Lead Lead Frame Chip Scale Package (LFCSP_UQ)	CP-10-10	Α
EVAL-ADG824EBZ	-40°C to +85°C	Evaluation Board		

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

# NOTES

# **NOTES**

